首页>ISPLSI2064VL-165LJ44>规格书详情
ISPLSI2064VL-165LJ44中文资料莱迪思数据手册PDF规格书
相关芯片规格书
更多- ISPLSI2064VE-135LB100
- ISPLSI2064VL-135LB100
- ISPLSI2064VL-135LT100I
- ISPLSI2064VE-135LJ44
- ISPLSI2064VE-135LT44
- ISPLSI2064VL-165LB100
- ISPLSI2064VE-100LT100
- ISPLSI2064VL-135LT44I
- ISPLSI2064VE-100LJ44
- ISPLSI2064VE-135LT100
- ISPLSI2064VL-135LJ44
- ISPLSI2064VL-135LT100
- ISPLSI2064VE-200LT100
- ISPLSI2064VE-200LB100
- ISPLSI2064VE-200LJ44
- ISPLSI2064VL-100LT100
- ISPLSI2064VL-100LB100
- ISPLSI2064VL-100LJ44
ISPLSI2064VL-165LJ44规格书详情
描述 Description
The ispLSI 2064VL is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP).
特性 Features
• SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC
— 2000 PLD Gates
— 64 and 32 I/O Pin Versions, Four Dedicated Inputs
— 64 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— 100 Functional, JEDEC and Pinout Compatible with
ispLSI 2064V and 2064VE Devices
• 2.5V LOW VOLTAGE 2064 ARCHITECTURE
— Interfaces with Standard 3.3V TTL Devices (Inputs
and I/Os are 3.3V Tolerant)
— 60 mA Typical Active Current
• HIGH-PERFORMANCE E2CMOS® TECHNOLOGY
— fmax = 165MHz Maximum Operating Frequency
— tpd = 5.5ns Propagation Delay
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100 Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— 2.5V In-System Programmability (ISP™) Using
Boundary Scan Test Access Port (TAP)
— Open-Drain Output Option for Flexible Bus Interface
Capability, Allowing Easy Implementation of Wired-OR
or Bus Arbitration Logic
— Increased Manufacturing Yields, Reduced Time-toMarket
and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• 100 IEEE 1149.1 BOUNDARY SCAN TESTABLE
• THE EASE OF USE AND FAST SYSTEM SPEED OF
PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• ispDesignEXPERT™ – LOGIC COMPILER AND COMPLETE
ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER™
— PC and UNIX Platforms
产品属性
- 型号:
ISPLSI2064VL-165LJ44
- 制造商:
Rochester Electronics LLC
- 功能描述:
- Bulk
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
LATTICE(莱迪思) |
24+ |
PLCC-44(16.6x16.6) |
1 |
优势代理渠道,原装正品,可全系列订货开增值税票 |
询价 | ||
Lattice |
2138+ |
QFP |
8960 |
专营BGA,QFP原装现货,假一赔十 |
询价 | ||
Rochester |
25+ |
电联咨询 |
7800 |
公司现货,提供拆样技术支持 |
询价 | ||
LATTICE |
24+ |
NA |
2000 |
只做原装正品现货 欢迎来电查询15919825718 |
询价 | ||
LATTICE |
2023+ |
QFP |
50000 |
原装现货 |
询价 | ||
LATTICE/莱迪斯 |
23+ |
QFP |
3000 |
一级代理原厂VIP渠道,专注军工、汽车、医疗、工业、 |
询价 | ||
Lattice |
25+ |
QFP |
4500 |
全新原装、诚信经营、公司现货销售 |
询价 | ||
Lattic |
25+ |
25000 |
原厂原包 深圳现货 主打品牌 假一赔百 可开票! |
询价 | |||
Lattice |
23+ |
QFP |
5700 |
绝对全新原装!现货!特价!请放心订购! |
询价 | ||
ISPLSI2096-100LQ |
2 |
2 |
询价 |