首页>ISPLSI2064VL-135LT100>规格书详情

ISPLSI2064VL-135LT100中文资料莱迪思数据手册PDF规格书

ISPLSI2064VL-135LT100
厂商型号

ISPLSI2064VL-135LT100

功能描述

2.5V In-System Programmable SuperFAST??High Density PLD

文件大小

188.06 Kbytes

页面数量

14

生产厂商 Lattice Semiconductor
企业简称

LATTICE莱迪思

中文名称

莱迪思半导体公司官网

原厂标识
LATTICE
数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-8-4 23:00:00

人工找货

ISPLSI2064VL-135LT100价格和库存,欢迎联系客服免费人工找货

ISPLSI2064VL-135LT100规格书详情

描述 Description

The ispLSI 2064VL is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP).

特性 Features

• SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC

— 2000 PLD Gates

— 64 and 32 I/O Pin Versions, Four Dedicated Inputs

— 64 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

— 100 Functional, JEDEC and Pinout Compatible with

ispLSI 2064V and 2064VE Devices

• 2.5V LOW VOLTAGE 2064 ARCHITECTURE

— Interfaces with Standard 3.3V TTL Devices (Inputs

and I/Os are 3.3V Tolerant)

— 60 mA Typical Active Current

• HIGH-PERFORMANCE E2CMOS® TECHNOLOGY

— fmax = 165MHz Maximum Operating Frequency

— tpd = 5.5ns Propagation Delay

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100 Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

• IN-SYSTEM PROGRAMMABLE

— 2.5V In-System Programmability (ISP™) Using

Boundary Scan Test Access Port (TAP)

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of Wired-OR

or Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-toMarket

and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• 100 IEEE 1149.1 BOUNDARY SCAN TESTABLE

• THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

• ispDesignEXPERT™ – LOGIC COMPILER AND COMPLETE

ISP DEVICE DESIGN SYSTEMS FROM HDL

SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING

— Superior Quality of Results

— Tightly Integrated with Leading CAE Vendor Tools

— Productivity Enhancing Timing Analyzer, Explore

Tools, Timing Simulator and ispANALYZER™

— PC and UNIX Platforms

产品属性

  • 型号:

    ISPLSI2064VL-135LT100

  • 制造商:

    Rochester Electronics LLC

  • 功能描述:

    - Bulk

  • 制造商:

    Lattice Semiconductor Corporation

供应商 型号 品牌 批号 封装 库存 备注 价格
LATTICE(莱迪思)
24+
TQFP-44(10x10)
907
深耕行业12年,可提供技术支持。
询价
LATTICE(莱迪思)
24+
TQFP-44(10x10)
1
优势代理渠道,原装正品,可全系列订货开增值税票
询价
Lattice
25+
QFP
4500
全新原装、诚信经营、公司现货销售
询价
23+
原厂封装
9888
专做原装正品,假一罚百!
询价
原厂原装
24+
QFP
9630
我们只做原装正品现货!量大价优!
询价
Lattice
23+
QFP
5700
绝对全新原装!现货!特价!请放心订购!
询价
Lattic
25+
25000
原厂原包 深圳现货 主打品牌 假一赔百 可开票!
询价
LATTICE
23+
QFP2828
65480
询价
LATTICE
24+
QFP128
6980
原装现货,可开13%税票
询价
LETTICE
24+
QFP
2250
100%全新原装公司现货供应!随时可发货
询价