CLOCK SLICER USER CONFIGURABLE PECL INPUT ZDB

Features • Packaged as 28-pin SSOP (150 mil body) • Synchronizes fractional clocks rising edges • CMOS in to PECL out • PECL in to PECL out • Pin selectable dividers • Zero input to output skew • User determines the output frequency - no software needed • Slices frequency or period • Inp

文件：379.45 Kbytes 页数：10 Pages

RENESAS

瑞萨

Clock Slicer User Configurable PECL input Zero Delay Buffer

Description The ICS527-04 Clock Slicer is the most flexible way to generate an output clock from an input clock with zero skew. The user can easily configure the device to produce nearly any output clock that is multiplied or divided from the input clock. The part supports non-integer multiplicat

文件：170.73 Kbytes 页数：9 Pages

ICST

Clock Slicer User Configurable PECL input Zero Delay Buffer

Renesas

瑞萨

ICS
TSSOP20

ICS

上传：深圳市龙瀚电子有限公司

IDT
SOP-8

IDT

上传：深圳台格电子科技有限公司