Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)

Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. each flip-flop has independent J, K and preset inputs and Q and Q outputs. Two flip-flops are controlled by a common clear and a common clock. Preset and clear are indep

文件：49 Kbytes 页数：8 Pages

HITACHIHitachi Semiconductor

日立日立公司

Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)

HITACHI

日立

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

文件：188.66 Kbytes 页数：4 Pages

TI

德州仪器

DIP-14

HIT

上传：深圳市昌和盛利电子有限公司

DIP-14

RENESAS

瑞萨

上传：深圳市富利微电子科技有限公司