20-bit Universal Bus Driver with 3-state Outputs

Description This 20-bit universal bus driver is designed for 2.3 V to 3.6 V VCC operation. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High output current ±24 mA (@VCC = 3.0 V)

文件：57.18 Kbytes 页数：13 Pages

HITACHIHitachi Semiconductor

日立日立公司

20-bit Universal Bus Driver with 3-state Outputs

HITACHI

日立

20-bit registered driver with inverted register enable; 3-state

1. General description The 74ALVC16836A is a 20-bit universal bus driver. Data flow is controlled by active low output enable (OE), active low latch enable (LE) and clock inputs (CP). When LE is LOW, the A to Y data flow is transparent. When LE is HIGH and CP is held at LOW or HIGH, the data i

文件：224.72 Kbytes 页数：14 Pages

NEXPERIA

安世

20-bit registered driver with inverted register enable 3-State

DESCRIPTION The 74ALVC16836A is a 20-bit universal bus driver. FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • Complies with JEDEC standard no. 8-1A. • CMOS low power consumption • Direct interface with TTL levels • Current drive ± 24 mA at 3.0 V • MULTIBYTETM flow-through st

文件：122.2 Kbytes 页数：12 Pages

PHI

PHI

20-bit registered driver with inverted register enable; 3-state

1. General description The 74ALVC16836A is a 20-bit universal bus driver. Data flow is controlled by active low output enable (OE), active low latch enable (LE) and clock inputs (CP). When LE is LOW, the A to Y data flow is transparent. When LE is HIGH and CP is held at LOW or HIGH, the data i

文件：224.72 Kbytes 页数：14 Pages

NEXPERIA

安世