GL852G数据手册Genesys中文资料规格书

描述 Description

GL852G is Genesys Logic’s premium 4-port Hub solution which fully complies with Universal Serial Bus Specification Revision 2.0. GL852G implements multiple TT* (Note1) architecture that provide dedicated TT* to each downstream (DS) ports, which guarantee Full-Speed(FS) data passing bandwidth when multiple FS device perform heavy loading operations. The controller inherits Genesys Logic’s cutting edge technology on cost and power efficient serial interface design. GL852G has proven compatibility, lower power consumption figure and better cost structure above all USB2.0 hub solutions worldwide.\r
\r
GL852G implements multiple hub configuration features onto internal mask ROM, which traditionally requires one external EEPROM. The microprocessor detects general purpose I/O (GPIO) status during the initial stage to configure hub settings such as (1) number of DSport, (2) declare of compound device (3) gang/individual mode selection…etc. External EEPROM can be removed if no vendor specified PID/VID or product string is required for the application.\r
\r
GL852G supports four package types, summarized as below table. LQFP48 package provides full hub features such as (1) two-color (green/amber) status LEDs for each DS ports, (2) Individual/Gang mode power management scheme that indicates DS port over-current events. (3) Number of DS ports setting configured by GPIO setting (4) non-removable declaration configured by GPIO setting (5) Support both 93C46 and 24C02 EEPROM (6) power switch polarity selections…etc. QFN28 package support only partial hub features but provide smaller footprint (5x5mm) that targets space limited PCB layout environments such as embedded system or UMPC/MID applications.

特性 Features

● Compliant to USB specification Revision 2.0\r
− 4 downstream ports\r
− Upstream port supports both high-speed (HS) and full-speed (FS) traffic\r
− Downstream ports support HS, FS, and low-speed (LS) traffic\r
− 1 control pipe (endpoint 0, 64-byte data payload) and 1 interrupt pipe (endpoint 1, 1-byte data payload)\r
− Backward compatible to USB specification Revision 1.1\r
● On-chip 8-bit micro-processor\r
− RISC-like architecture\r
− USB optimized instruction set\r
− Dual cycle instruction execution\r
− Performance: 6 MIPS @ 12MHz\r
− With 64-byte RAM and 2K internal ROM\r
− Support customized PID, VID by reading external EEPROM\r
− Support downstream port configuration by reading external EEPROM\r
● Multiple Transaction translator (MTT)\r
− MTT provides respective TT control logics for each downstream port.\r
● Each downstream port supports two-color status indicator, with automatic and manual modes compliant to USB specification Revision 2.0\r
● Built-in upstream port 1.5K\u0001 pull-up and downstream port 15K pull-down resistors\r
● Support both individual and gang modes of power management and over-current detection for downstream ports\r
● Conform to bus power requirements of USB 2.0 specification\r
● Automatic switching between self-powered and bus-powered modes\r
● Integrate USB 2.0 transceiver\r
● Embedded PLL support external 12 MHz crystal / Oscillator clock input\r
● Optional 27/48 MHz Oscillator clock input (Not available on QFN 28 package)\r
● Support compound-device (non-removable in downstream ports) by I/O pin configuration (Not available on QFN 28 package)\r
● Number of Downstream port can be configured by GPIO without external EEPROM (Not available on QFN 28 package)\r
● Operate on 3.3 Volts (Built-in 3.3V to 1.8V regulator)\r
● Improve output drivers with slew-rate control for EMI reduction\r
● Internal power-fail detection for ESD recovery\r
● Available package type: 48-pin LQFP and 28-pin QFN\r
● Applications:\r
− Stand-alone USB hub / USB Docking\r
− UMPC/MID, motherboard on-board applications\r
− Consumer electronics built-in hub application\r
− Monitor built-in hub\r
− Embedded systems\r
− Compound device to support USB HUB function such as keyboard hub applications