GL850A数据手册Genesys中文资料规格书

描述 Description

GL850A is Genesys Logic’s advanced version Hub solutions which fully comply with Universal Serial Bus Specification Revision 2.0.\r
\r
GL850A embeds an 8-bit RISC processor to manipulate the control/status registers and respond to the requests from USB host. Firmware of GL850A will control its general purpose I/O (GPIO) to access the external EEPROM and then respond to the host the customized PID and VID configured in the external EEPROM.Default settings in the internal mask ROM is responded to the host without having external EEROM. GL850A is designed for customers with much flexibility. The more complicated settings such as PID, VID, and number of downstream ports settings are easily achieved by programming the external EEPROM (Ref. to Chapter 5).\r
\r
Each downstream port of GL850A supports two-color (green/amber) status LEDs to indicate normal/abnormal status. GL850A also support both Individual and Gang modes (4 ports as a group) for power management.\r
\r
The GL850A (64-pin) is a full function solution which supports both Individual/Gang power management modes and the two-color (green/amber) status LEDs. The low pin-count version GL850A (48-pin) only supports Gang mode. Please refer the table in the end of this chapter for more detail.\r
\r
To fully meet the cost/performance requirement, GL850A is a single TT hub solution for the cost requirement.Genesys Logic also provides GL852 for multiple TT hub solution to target on systems which require higher performance for full/low-speed devices, like docking station, embedded system … etc.. Please refer to GL852 datasheet for more detailed information. \r

特性 Features

• Compliant to USB specification Revision 2.0\r
− 4 downstream ports\r
− Upstream port supports both high-speed (HS) and full-speed (FS) traffic\r
− Downstream ports support HS, FS, and low-speed (LS) traffic\r
− 1 control pipe (endpoint 0, 64-byte data payload) and 1 interrupt pipe (endpoint 1, 1-byte data payload)\r
− Backward compatible to USB specification Revision 1.1\r
• On-chip 8-bit micro-processor\r
− RISC-like architecture\r
− USB optimized instruction set\r
− Dual cycle instruction execution\r
− Performance: 6 MIPS @ 12MHz\r
− With 64-byte RAM and 2K internal ROM\r
− Support customized PID, VID by reading external EEPROM\r
− Support downstream port configuration by reading external EEPROM\r
• Single Transaction Translator (STT)\r
− Single TT shares the same TT control logics for all downstream port devices. This is the most cost\r
effective solution for TT. Multiple TT provides individual TT control logics for each downstream port.\r
This is a performance better choice for USB 2.0 hub. Please refer to GL852 datasheet for more\r
detailed information.\r
• Each downstream port supports two-color status indicator, with automatic and manual modes compliant to\r
USB specification Revision 2.0\r
• Support both individual and gang modes of power management and over-current detection for\r
downstream ports (64-pin LQFP)\r
• Support gang mode of power management and over-current detection for downstream ports\r
• Conform to bus power requirements\r
• Automatic switching between self-powered and bus-powered modes\r
• Integrate USB 2.0 transceiver\r
• PLL embedded with external 12 MHz crystal\r
• Operate on 3.3 Volts\r
• Embed serial resister for USB signals and integrate pull-up resister for upstream USB signal\r
• Improve output drivers with slew-rate control for EMI reduction\r
• Internal power-fail detection for ESD recovery\r
• 64/48-pin LQFP package\r
• Applications:\r
− Stand-alone USB hub\r
− PC motherboard USB hub, Docking of notebook\r
− Any compound device to support USB HUB function