CDCLVP2104 Eight-LVPECL Output, High-Performance Clock Buffer

1 Features 1• Dual 1:4 Differential Buffer • Two Clock Inputs • Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL • Eight LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 78 mA • Very Low Additive Jitter:

文件：807.83 Kbytes 页数：32 Pages

TI

德州仪器

Eight LVPECL Output, High-Performance Clock Buffer

文件：763.97 Kbytes 页数：22 Pages

TI

德州仪器

丝印：CDCLVP2104；Package：VQFN；CDCLVP2104 Eight-LVPECL Output, High-Performance Clock Buffer

1 Features 1• Dual 1:4 Differential Buffer • Two Clock Inputs • Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL • Eight LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 78 mA • Very Low Additive Jitter:

文件：807.83 Kbytes 页数：32 Pages

TI

德州仪器

丝印：CDCLVP2104；Package：VQFN；CDCLVP2104 Eight-LVPECL Output, High-Performance Clock Buffer

1 Features 1• Dual 1:4 Differential Buffer • Two Clock Inputs • Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL • Eight LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 78 mA • Very Low Additive Jitter:

文件：807.83 Kbytes 页数：32 Pages

TI

德州仪器

丝印：CDCLVP2104；Package：VQFN；CDCLVP2104 Eight-LVPECL Output, High-Performance Clock Buffer

1 Features 1• Dual 1:4 Differential Buffer • Two Clock Inputs • Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL • Eight LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 78 mA • Very Low Additive Jitter:

文件：807.83 Kbytes 页数：32 Pages

TI

德州仪器

丝印：CDCLVP2104；Package：VQFN；CDCLVP2104 Eight-LVPECL Output, High-Performance Clock Buffer

1 Features 1• Dual 1:4 Differential Buffer • Two Clock Inputs • Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL • Eight LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 78 mA • Very Low Additive Jitter:

文件：807.83 Kbytes 页数：32 Pages

TI

德州仪器

低抖动双路 1:4 通用至 LVPECL 缓冲器

The CDCLVP2104 is a highly versatile, low additive jitter buffer that can generate eight copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feed • Dual 1:4 Differential Buffer\n• Two Clock Inputs\n• Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL\n• Eight LVPECL Outputs\n• Maximum Clock Frequency: 2 GHz\n• Maximum Core Current Consumption: 78 mA\n• Very Low Additive Jitter: RMS in 10-kHz to 20-MHz Offset Range\n• 2.375-V to 3.6-V Devi;

TI

德州仪器

Eight-LVPECL Output, High-Performance Clock Buffer

文件：1.17216 Mbytes 页数：31 Pages

TI

德州仪器

Eight-LVPECL Output, High-Performance Clock Buffer

文件：1.17216 Mbytes 页数：31 Pages

TI

德州仪器

Eight LVPECL Output, High-Performance Clock Buffer

文件：763.97 Kbytes 页数：22 Pages

TI

德州仪器