CDCLVP1208 Eight LVPECL Output, High-Performance Clock 2:8 Buffer

1 Features 1• 2:8 Differential Buffer • Selectable Clock Inputs Through Control terminal • Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL • Eight LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 73 mA • Very Low Additive Jitter:

文件：853.11 Kbytes 页数：31 Pages

TI

德州仪器

Eight LVPECL Output, High-Performance Clock 2:8 Buffer

文件：766.81 Kbytes 页数：22 Pages

TI

德州仪器

丝印：CDCLVP1208；Package：VQFN；CDCLVP1208 Eight LVPECL Output, High-Performance Clock 2:8 Buffer

1 Features 1• 2:8 Differential Buffer • Selectable Clock Inputs Through Control terminal • Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL • Eight LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 73 mA • Very Low Additive Jitter:

文件：853.11 Kbytes 页数：31 Pages

TI

德州仪器

丝印：CDCLVP1208；Package：VQFN；CDCLVP1208 Eight LVPECL Output, High-Performance Clock 2:8 Buffer

1 Features 1• 2:8 Differential Buffer • Selectable Clock Inputs Through Control terminal • Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL • Eight LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 73 mA • Very Low Additive Jitter:

文件：853.11 Kbytes 页数：31 Pages

TI

德州仪器

丝印：CDCLVP1208；Package：VQFN；CDCLVP1208 Eight LVPECL Output, High-Performance Clock 2:8 Buffer

1 Features 1• 2:8 Differential Buffer • Selectable Clock Inputs Through Control terminal • Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL • Eight LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 73 mA • Very Low Additive Jitter:

文件：853.11 Kbytes 页数：31 Pages

TI

德州仪器

丝印：CDCLVP1208；Package：VQFN；CDCLVP1208 Eight LVPECL Output, High-Performance Clock 2:8 Buffer

1 Features 1• 2:8 Differential Buffer • Selectable Clock Inputs Through Control terminal • Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL • Eight LVPECL Outputs • Maximum Clock Frequency: 2 GHz • Maximum Core Current Consumption: 73 mA • Very Low Additive Jitter:

文件：853.11 Kbytes 页数：31 Pages

TI

德州仪器

低抖动 2 路输入可选 1:8 通用至 LVPECL 缓冲器

The CDCLVP1208 is a highly versatile, low additive jitter buffer that can generate eight copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The CDCLVP1208 features an on-c • 2:8 Differential Buffer\n• Selectable Clock Inputs Through Control terminal\n• Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL\n• Eight LVPECL Outputs\n• Maximum Clock Frequency: 2 GHz\n• Maximum Core Current Consumption: 73 mA\n• Very Low Additive Jitter: 20 MHz Offset Range: \n• 57 fs, rm;

TI

德州仪器

Eight LVPECL Output, High-Performance Clock 2:8 Buffer

文件：766.81 Kbytes 页数：22 Pages

TI

德州仪器

Eight LVPECL Output, High-Performance Clock 2:8 Buffer

文件：766.81 Kbytes 页数：22 Pages

TI

德州仪器

包装：盒 功能：时钟缓冲器/驱动器/接收器/转换器 类别：开发板，套件，编程器 评估和演示板及套件 描述：EVAL MODULE FOR CDCLVP1208

TI

德州仪器