CD74HCT563

High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

Features •CommonLatch-EnableControl •CommonThree-StateOutputEnableControl •BufferedInputs •Three-StateOutputs •BusLineDrivingCapacity •TypicalPropagationDelay=13nsatVCC=5V, CL=15pF,TA=25oC(DatatoOutput) •Fanout(OverTemperatureRange) -StandardOutputs

CD74HCT563

具有三态输出的高速 CMOS 逻辑八路透明反向锁存器; • Common Latch-Enable Control\n• Common Three-State Output Enable Control\n• Buffered Inputs\n• Three-State Outputs\n• Bus Line Driving Capacity\n• Typical Propagation Delay = 13ns at VCC = 5V, CL = 15pF, TA = 25°C (Data to Output)\n• Fanout (Over Temperature Range) \n - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads\n• Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads\n• Wide Operating Temperature Range . . . -55°C to 125°C\n• Balanced Propagation Delay and Transition Times\n• Significant Power Reduction Compared to LSTTL Logic ICs\n• HC Types \n - 2V to 6V Operation\n• High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V\n• HCT Types \n - 4.5V to 5.5V Operation\n• Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)\n• CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH;

The ’HC533, ’HCT533, ’HC563, and CD74HCT563 are high speed Octal Transparent Latches manufactured with silicon gate CMOS technology. They possess the low power con-sumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL devices.\n The outputs are transparent to the inputs when the latch enable (LE\\) is high. When the latch enable (LE\\) goes low the data is latched. The output enable (OE\\) controls the three-state outputs. When the output enable (OE\\) is high the outputs are in the high impedance state. The latch operation is independent of the state of the output enable.\n The ’HC533 and ’HCT533 are identical in function to the ’HC563 and CD74HCT563 but have different pinouts. The ’HC533 and ’HCT533 are similar to the ’HC373 and ’HCT373; the latter are non-inverting types.\n \n

CD74HCT563

High Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

CD74HCT563

High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

CD74HCT563

High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

CD74HCT563E

丝印：CD74HCT563E；Package：PDIP；High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

Features •CommonLatch-EnableControl •CommonThree-StateOutputEnableControl •BufferedInputs •Three-StateOutputs •BusLineDrivingCapacity •TypicalPropagationDelay=13nsatVCC=5V, CL=15pF,TA=25oC(DatatoOutput) •Fanout(OverTemperatureRange) -StandardOutputs

CD74HCT563E.A

丝印：CD74HCT563E；Package：PDIP；High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

Features •CommonLatch-EnableControl •CommonThree-StateOutputEnableControl •BufferedInputs •Three-StateOutputs •BusLineDrivingCapacity •TypicalPropagationDelay=13nsatVCC=5V, CL=15pF,TA=25oC(DatatoOutput) •Fanout(OverTemperatureRange) -StandardOutputs

CD74HCT563M

丝印：HCT563M；Package：SOIC；High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

Features •CommonLatch-EnableControl •CommonThree-StateOutputEnableControl •BufferedInputs •Three-StateOutputs •BusLineDrivingCapacity •TypicalPropagationDelay=13nsatVCC=5V, CL=15pF,TA=25oC(DatatoOutput) •Fanout(OverTemperatureRange) -StandardOutputs

CD74HCT563M.A

丝印：HCT563M；Package：SOIC；High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

Features •CommonLatch-EnableControl •CommonThree-StateOutputEnableControl •BufferedInputs •Three-StateOutputs •BusLineDrivingCapacity •TypicalPropagationDelay=13nsatVCC=5V, CL=15pF,TA=25oC(DatatoOutput) •Fanout(OverTemperatureRange) -StandardOutputs

CD74HCT563E

High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs