CMOS 4-Bit Latch/4-to-16 Line Decoders

Features: ® Strobed input latch ® Inhibit contral u 100% tested for quiescent current at 20 V ® Maximum input current of 1 uA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C u Noise margin (over full package temper- ature range): 1VatVpp= 5V 2VatVpp=10V 25VatVpp

文件：643.69 Kbytes 页数：16 Pages

TI

德州仪器

CMOS 4-Bit Latch/4-to-16 Line Decoders

Description CD4514BMS and CD4515BMS consist of a 4-bit strobed latch and a 4-to-16-line decoder. The latches hold the last input data presented prior to the strobe transition from 1 to 0. Inhibit control allows all outputs to be placed at 0(CD4514BMS) or 1(CD4515BMS) regardless of the state of

文件：92.13 Kbytes 页数：9 Pages

Intersil

CMOS 4-BIT LATCH/4-TO-16 LINE DECODERS

文件：222.79 Kbytes 页数：12 Pages

TI

德州仪器

CMOS 4-BIT LATCH/4-TO-16 LINE DECODERS

文件：995.38 Kbytes 页数：15 Pages

TI

德州仪器

Cmos 4-Bit Latch/4-to-16 Line Decoders

文件：1.026599 Mbytes 页数：15 Pages

TI

德州仪器

CMOS 4-Bit Latch 4-to-16 Line Decoders

文件：978.31 Kbytes 页数：15 Pages

TI

德州仪器

4-Bit Latched/4-to-16 Line Decoders

文件：235.94 Kbytes 页数：8 Pages

Fairchild

仙童半导体

4-Bit Latched/4-to-16 Line Decoders

文件：135.98 Kbytes 页数：6 Pages

NSC

国半

4-Bit Latched/4-to-16 Line Decoders

文件：235.94 Kbytes 页数：8 Pages

Fairchild

仙童半导体

4-Bit Latched/4-to-16 Line Decoders

文件：235.94 Kbytes 页数：8 Pages

Fairchild

仙童半导体