首页 >CD4010>规格书列表

型号下载 订购功能描述制造商 上传企业LOGO

CD40103BF.A

丝印:CD40103BF;Package:CDIP;CMOS 8-Stage Presettable Synchronous Down Counters

Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac

文件:1.00908 Mbytes 页数:22 Pages

TI

德州仪器

CD40103BF3A

丝印:CD40103BF3A;Package:CDIP;CMOS 8-Stage Presettable Synchronous Down Counters

Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac

文件:1.00908 Mbytes 页数:22 Pages

TI

德州仪器

CD40103BF3A.A

丝印:CD40103BF3A;Package:CDIP;CMOS 8-Stage Presettable Synchronous Down Counters

Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac

文件:1.00908 Mbytes 页数:22 Pages

TI

德州仪器

CD40103BNSR

丝印:CD40103B;Package:SOP;CMOS 8-Stage Presettable Synchronous Down Counters

Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac

文件:1.00908 Mbytes 页数:22 Pages

TI

德州仪器

CD40103BNSR.A

丝印:CD40103B;Package:SOP;CMOS 8-Stage Presettable Synchronous Down Counters

Features: . Synchronous or asynchronous preset . Medium-speed operation: fc = 3.6 MHz {typ.) @ Vpp = 10 V Cascadable 100% tested for quiescent current at 20 V Maximum input current of 1 uA at 18-V over full package-temperature range; 100 nA at 18 V and 25°C Noise margin (full pac

文件:1.00908 Mbytes 页数:22 Pages

TI

德州仪器

CD40105BE

丝印:CD40105BE;Package:PDIP;CMOS FIFO Register

Features: # Independent asynchronous inputs and outputs ® 3state outputs ® Expandable in sither direction = Status indicators on input and output ® Reset capability ® Standardized, symmetrical output characteristics 100% tested for quiescent current at 20 / #5.V, 10-V, and 16-V parametri

文件:512.51 Kbytes 页数:11 Pages

TI

德州仪器

CD40105BE.A

丝印:CD40105BE;Package:PDIP;CMOS FIFO Register

Features: # Independent asynchronous inputs and outputs ® 3state outputs ® Expandable in sither direction = Status indicators on input and output ® Reset capability ® Standardized, symmetrical output characteristics 100% tested for quiescent current at 20 / #5.V, 10-V, and 16-V parametri

文件:512.51 Kbytes 页数:11 Pages

TI

德州仪器

CD40105BF

丝印:CD40105BF;Package:CDIP;CMOS FIFO Register

Features: # Independent asynchronous inputs and outputs ® 3state outputs ® Expandable in sither direction = Status indicators on input and output ® Reset capability ® Standardized, symmetrical output characteristics 100% tested for quiescent current at 20 / #5.V, 10-V, and 16-V parametri

文件:512.51 Kbytes 页数:11 Pages

TI

德州仪器

CD40105BF.A

丝印:CD40105BF;Package:CDIP;CMOS FIFO Register

Features: # Independent asynchronous inputs and outputs ® 3state outputs ® Expandable in sither direction = Status indicators on input and output ® Reset capability ® Standardized, symmetrical output characteristics 100% tested for quiescent current at 20 / #5.V, 10-V, and 16-V parametri

文件:512.51 Kbytes 页数:11 Pages

TI

德州仪器

CD40105BF3A

丝印:CD40105BF3A;Package:CDIP;CMOS FIFO Register

Features: # Independent asynchronous inputs and outputs ® 3state outputs ® Expandable in sither direction = Status indicators on input and output ® Reset capability ® Standardized, symmetrical output characteristics 100% tested for quiescent current at 20 / #5.V, 10-V, and 16-V parametri

文件:512.51 Kbytes 页数:11 Pages

TI

德州仪器

技术参数

  • Bits (#):

    8

  • Technology Family:

    CD4000

  • Supply voltage (Min) (V):

    3

  • Supply voltage (Max) (V):

    18

  • Input type:

    Standard CMOS

  • Output type:

    Push-Pull

  • Features:

    Balanced outputs

供应商型号品牌批号封装库存备注价格
Ti
24+
DIP
13268
询价
ST
23+
DIP-16
16900
正规渠道,只有原装!
询价
HAR
2023+
DIP-16
5800
进口原装,现货热卖
询价
TI
23+
07+
7300
专注配单,只做原装进口现货
询价
ST
25+
DIP-16
16900
原装,请咨询
询价
ST
2511
DIP-16
16900
电子元器件采购降本 30%!盈慧通原厂直采,砍掉中间差价
询价
TI
13+
9688
原装分销
询价
TI
14+
DIP14
200
原装现货价格有优势量大可以发货
询价
TI
25+
DIP
10069
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
TI
16+
SOP-14
8000
原装现货请来电咨询
询价
更多CD4010供应商 更新时间2025-10-8 16:30:00