AM625SIP – AM6254 Sitara™ Processor with Integrated LPDDR4 SDRAM

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4 GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core A

文件：936.23 Kbytes 页数：29 Pages

TI

德州仪器

AM625SIP – AM6254 Sitara™ Processor with Integrated LPDDR4 SDRAM

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4 GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core A

文件：936.56 Kbytes 页数：29 Pages

TI

德州仪器

AM625SIP – AM6254 Sitara™ Processor with Integrated LPDDR4 SDRAM

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core Ar

文件：805.46 Kbytes 页数：26 Pages

TI

德州仪器

AM625SIP – AM6254 Sitara™ Processor with Integrated LPDDR4 SDRAM

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core Ar

文件：910.44 Kbytes 页数：29 Pages

TI

德州仪器

AM625SIP – AM6254 Sitara™ Processor with Integrated LPDDR4 SDRAM

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4 GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core A

文件：936.56 Kbytes 页数：29 Pages

TI

德州仪器

AM625SIP – AM6254 Sitara™ Processor with Integrated LPDDR4 SDRAM

1 Features Processor Cores: • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4GHz – Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC – Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection • Single-core Ar

文件：805.46 Kbytes 页数：26 Pages

TI

德州仪器

与 Arm® Cortex®-A53 和集成 LPDDR4 封装在一起的通用系统

AM625SIP is a System In Package (SIP) derivative of the ALW packaged AM6254 device, with the addition of an integrated LPDDR4 SDRAM. This document only defines differences or exceptions to the ALW packaged AM6254 device defined in AM62x Sitara Processors Datasheet (revision B or later).\n\nThe AM62 Processor Cores: \n \nUp to Quad 64-bit Arm Cortex-A53 microprocessor subsystem at up to 1.4 GHz \n \nQuad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC\n \nEach A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection\n \n\n \nSingle-core Arm® Corte;

TI

德州仪器