1:2 Differential-to-LVPECL Buffer/Divider

The 8S89874I is a high speed 1:2 Differential-to- LVPECL Buffer/ Divider. The 8S89874I has a selectable ÷1, ÷2, ÷4, ÷8, ÷16 output divider, which allows the device to be used as either a 1:2 fanout buffer or frequency divider. The clock input has internal termination resistors, allowing it to interf • Two LVPECL/ECL output pairs\n• Frequency divide select options: ÷1 (pass through), ÷2, ÷4, ÷8, ÷16\n• IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML\n• Output frequency: 2GHz (maximum)\n• Output skew: 15ps (maximum)\n• Part-to-part skew: 250ps (maximum)\n• Addi;

Renesas

瑞萨

1:2 Differential-to-LVPECL Buffer/Divider

文件：755.46 Kbytes 页数：19 Pages

IDT

1:2 Different ial-to-LVPECL Buffer/Divider

文件：366.72 Kbytes 页数：20 Pages

IDT

1:2 Differential-to-LVPECL Buffer/Divider

General Description The 8S89874 is a high speed 1:2 Differential-to- LVPECL Buffer/ Divider. The 8S89874 has a selectable ÷1, ÷2, ÷4, ÷8, ÷16 output divider, which allows the device to be used as either a 1:2 fanout buffer or frequency divider. The clock input has internal termination resisto

文件：680.83 Kbytes 页数：21 Pages

RENESAS

瑞萨

1:2 Different ial-to-LVPECL Buffer/Divider

文件：366.72 Kbytes 页数：20 Pages

IDT