1:2 Differential-to-LVPECL Buffer/Divider

The 8S89874I is a high speed 1:2 Differential-to- LVPECL Buffer/ Divider. The 8S89874I has a selectable ÷1, ÷2, ÷4, ÷8, ÷16 output divider, which allows the device to be used as either a 1:2 fanout buffer or frequency divider. The clock input has internal termination resistors, allowing it to interf • Two LVPECL/ECL output pairs\n• Frequency divide select options: ÷1 (pass through), ÷2, ÷4, ÷8, ÷16\n• IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML\n• Output frequency: 2GHz (maximum)\n• Output skew: 15ps (maximum)\n• Part-to-part skew: 250ps (maximum)\n• Addi;

Renesas

瑞萨

Package：16-VFQFN 裸露焊盘；包装：托盘 类别：集成电路（IC） 时钟缓冲器，驱动器 描述：VFQFPN 3.00X3.00X1.00 MM, 0.50MM

Renesas Electronics America Inc

包装：托盘 类别：集成电路（IC） 时钟缓冲器，驱动器 描述：8S89874BKILF/W

Renesas Electronics America Inc

Package：16-VFQFN 裸露焊盘；包装：托盘 类别：集成电路（IC） 时钟缓冲器，驱动器 描述：VFQFPN 3.00X3.00X1.00 MM, 0.50MM

Renesas Electronics America Inc