2.5V Differential Clock Divider/Buffer

General Description The 874328I-01 is a high-performance differential ÷1 and ÷4 clock divider and fanout buffer. The device is designed for the frequency-division and signal fanout of high-frequency, low phase-noise clock signals. The differential input signal is frequency divided by ÷1 and ÷

文件：370.22 Kbytes 页数：23 Pages

RENESAS

瑞萨

2.5V Differential Clock Divider/Buffer

文件：370.85 Kbytes 页数：23 Pages

IDT

2.5V Differential Clock Divider/Buffer

The 874328I-01 is a high-performance differential ÷1 and ÷4 clock divider and fanout buffer. The device is designed for the frequency-division and signal fanout of high-frequency, low phase-noise clock signals. The differential input signal is frequency divided by ÷1 and ÷4. Three LVPECL and three L • One differential input LVPECL reference clock\n• Integrated input termination resistors\n• One bank of three LVPECL outputs (÷4 frequency-divided)\n• Two banks of three LVDS outputs (÷4 frequency-divided)\n• Total of twenty differential clock outputs\n• Maximum output frequency: 650MHz (÷1 outputs;

Renesas

瑞萨

MOLEX

莫仕

上传：深圳阅创想电子实业有限公司

MOLEX

莫仕

上传：深圳阅创想电子实业有限公司