Differential-to-HSTL Zero Delay Clock Generator

The 8725B-01 is a highly versatile 1:5 Differentialto- HSTL clock generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The 8725B-01 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider, and has an output frequency ran • Five differential HSTL output pairs\n• CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, HCSL, SSTL\n• Input frequency range: 31.25MHz to 700MHz\n• External feedback for \"zero delay\" clock regeneration with configurable frequencies\n• Static phase offset: 1;

Renesas

瑞萨

ICS8725B-01

Features • Five differential HSTL output pairs • Selectable differential CLKx/nCLKx input pairs • CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, HCSL, SSTL • Output frequency range: 31.25MHz to 700MHz • Input frequency range: 31.25MHz to 700MHz • VC

文件：873.13 Kbytes 页数：20 Pages

RENESAS

瑞萨

QFN

IDT

上传：深圳市鼎欣微电子有限公司

Molex

莫仕

上传：深圳市阅创想科技有限公司

Molex

莫仕

上传：深圳市阅创想科技有限公司