8725B-01中文资料Differential-to-HSTL Zero Delay Clock Generator数据手册Renesas规格书

描述 Description

The 8725B-01 is a highly versatile 1:5 Differentialto- HSTL clock generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The 8725B-01 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 700MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve \"zero delay\" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.

特性 Features

• Five differential HSTL output pairs
• CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, HCSL, SSTL
• Input frequency range: 31.25MHz to 700MHz
• External feedback for \"zero delay\" clock regeneration with configurable frequencies
• Static phase offset: 15ps ± 135ps
• Output skew: 45ps (maximum)
• 0°C to 70°C ambient operating temperature
• Available in both standard (RoHS 5) and lead-free (RoHS 6) packages