Dual Schmitt-Trigger Buffer

Features + Operate From 1.65V to 5.5 5 V tolerant inputioutput for interfacing with 5 V logic. « £24mA output drive (Vee = 3.3V) ‘+ CMOS low-power consumption and high noise immunity « cer Supports Partial-Power-Down Mode Operation + Latoh-up performance exceeds 100mA + Specified fiom -40 °

文件：1.97376 Mbytes 页数：6 Pages

TECHPUBLIC

台舟电子

Dual non-inverting Schmitt-trigger with 5 V tolerant input

DESCRIPTION The 74LVC2G17 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 V or 5 V devices. These feature allows the use of these devices as translators in a mixed 3.3 V and 5 V en

文件：96.61 Kbytes 页数：17 Pages

PHI

飞利浦

DUAL SCHMITT TRIGGER BUFFER

Description The 74LVC2G17 is a dual Schmitt trigger buffer gate with standard push-pull outputs. The device is designed for operation with a power supply range of 1.65V to 5.5V. The inputs are tolerant to 5.5V allowing this device to be used in a mixed voltage environment. The device is fully spe

文件：242.17 Kbytes 页数：10 Pages

DIODES

美台半导体

Dual non-inverting Schmitt-trigger with 5 V tolerant input

DESCRIPTION The 74LVC2G17 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 or 5 V devices. These feature allows the use of these devices as translators in a mixed 3.3 and 5 V enviro

文件：84 Kbytes 页数：16 Pages

ICST