74HCT4040DB-Q100数据手册集成电路（IC）的计数器除法器规格书PDF

描述 Description

12-stage binary ripple counter - The 74HC4040-Q100; 74HCT4040-Q100 is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

特性 Features

·Automotive product qualification in accordance with AEC-Q100 (Grade 1)·Specified from ‑40 °C to +85 °C and from ‑40 °C to +125 °C

应用 Application

·Frequency dividing circuits
·Time delay circuits
·Control counters