首页>V62SLASH24609-01XE>规格书详情
V62SLASH24609-01XE中文资料德州仪器数据手册PDF规格书
相关芯片规格书
更多- V62SLASH23629-01XE
- V62SLASH23631-01XE
- V62SLASH24608-01XE
- V62SLASH23632-01XE
- V62SLASH23632-01XE
- V62SLASH23632-01XE
- V62SLASH23632-01XE
- V62SLASH23630-01XE
- V62SLASH23633-01XE
- V62SLASH23634-01XE
- V62SLASH23621-01XE
- V62SLASH23622-01XE
- V62SLASH23627-01XE
- V62SLASH23628-01XE
- V62SLASH24603-01XE
- V62SLASH23623-01XE
- V62SLASH23624-01XE
- V62SLASH23625-01XE
V62SLASH24609-01XE规格书详情
1 Features
• Wide operating range of 1.8 V to 5.5 V
• Single-supply voltage translator (refer to LVxT
Enhanced Input Voltage):
– Up translation:
• 1.2 V to 1.8 V
• 1.5 V to 2.5 V
• 1.8 V to 3.3 V
• 3.3 V to 5.0 V
– Down translation:
• 5.0 V, 3.3 V, 2.5 V to 1.8 V
• 5.0 V, 3.3 V to 2.5 V
• 5.0 V to 3.3 V
• 5.5-V tolerant input pins
• Supports standard pinouts
• Up to 150 Mbps with 5-V or 3.3-V VCC
• Latch-up performance exceeds 250 mA
per JESD 17
• Supports defense, aerospace, and medical
applications:
– Controlled baseline
– One assembly and test site
– One fabrication site
– Extended product life cycle
– Product traceability
2 Applications
• Convert a momentary switch to a toggle switch
• Hold a signal during controller reset
• Input slow edge-rate signals
• Operate in noisy environments
• Divide a clock signal by two
3 Description
The SN74LV2T74-EP contains two independent Dtype
positive-edge-triggered flip-flops. A low level at
the preset (PRE) input sets the output high. A low
level at the clear (CLR) input resets the output low.
Preset and clear functions are asynchronous and not
dependent on the levels of the other inputs. When
PRE and CLR are inactive (high), data at the data
(D) input meeting the setup time requirements is
transferred to the outputs (Q, Q) on the positive-going
edge of the clock (CLK) pulse. Clock triggering occurs
at a voltage level and is not directly related to the
rise time of the input clock (CLK) signal. Following
the hold-time interval, data at the data (D) input can
be changed without affecting the levels at the outputs
(Q, Q). The output level is referenced to the supply
voltage (VCC) and supports 1.8-V, 2.5-V, 3.3-V, and
5-V CMOS levels.
The input is designed with a lower threshold circuit to
support up translation for lower voltage CMOS inputs
(for example, 1.2 V input to 1.8 V output or 1.8 V input
to 3.3 V output). In addition, the 5-V tolerant input pins
enable down translation (for example, 3.3 V to 2.5 V
output).
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
UEM |
24+ |
NA/ |
5250 |
原装现货,当天可交货,原型号开票 |
询价 | ||
23+ |
QFN |
84 |
原装现货假一赔十 |
询价 | |||
VANGO |
17+ |
QFN68 |
880000 |
明嘉莱只做原装正品现货 |
询价 | ||
45 |
公司优势库存 热卖中! |
询价 | |||||
17+ |
SOT-223 |
6200 |
100%原装正品现货 |
询价 | |||
24+ |
SOT23-5L |
8500 |
询价 | ||||
ST |
23+ |
TO-223 |
16900 |
正规渠道,只有原装! |
询价 | ||
22+ |
SOT-223 |
25000 |
只有原装原装,支持BOM配单 |
询价 | |||
UEM |
2223+ |
SOT-223 |
26800 |
只做原装正品假一赔十为客户做到零风险 |
询价 | ||
2022+ |
TO-223 |
10000 |
原厂代理 终端免费提供样品 |
询价 |