首页>V62SLASH23629-01XE>规格书详情
V62SLASH23629-01XE中文资料德州仪器数据手册PDF规格书
相关芯片规格书
更多- V62SLASH23620-01XE
- V62SLASH23613-01XE
- V62SLASH23613-02XE
- V62SLASH23613-03XE
- V62SLASH23613-04XE
- V62SLASH23616-01XE
- V62SLASH23618-01XE
- V62SLASH23621-01XE
- V62SLASH23622-01XE
- V62SLASH23627-01XE
- V62SLASH23628-01XE
- V62SLASH23623-01XE
- V62SLASH23624-01XE
- V62SLASH23625-01XE
- V62SLASH23626-01XE
- V62SLASH23623-01XE
- V62SLASH23616-01XE
- V62SLASH23618-01XE
V62SLASH23629-01XE规格书详情
1 Features
• Vendor item drawing available, VID
V62/23629-01XE
• Total ionizing dose characterized at 30 krad (Si)
– Total ionizing dose radiation lot acceptance
testing (TID RLAT) for every wafer lot to 30
krad (Si)
• Single-event effects (SEE) characterized:
– Single event latch-up (SEL) immune to linear
energy transfer (LET) = 43 MeV-cm2 /mg
– Single event transient (SET) characterized to
43 MeV-cm2 /mg
• Wide operating range of 1.2 V to 5.5 V
• Single-supply translating gates at 5/3.3/2.5/1.8/1.2
V VCC
– TTL compatible inputs:
• Up translation:
– 1.8-V – Inputs from 1.2 V
– 2.5-V – Inputs from 1.8 V
– 3.3-V – Inputs from 1.8 V, 2.5 V
– 5.0-V – Inputs from 2.5 V, 3.3 V
• Down translation:
– 1.2-V – Inputs from 1.8 V, 2.5 V, 3.3 V,
5.0 V
– 1.8-V – Inputs from 2.5 V, 3.3 V, 5.0 V
– 2.5-V – Inputs from 3.3 V, 5.0 V
– 3.3-V – Inputs from 5.0 V
• 5.5 V tolerant input pins
• Output drive up to 25 mA AT 5-V
• Latch-up performance exceeds 250 mA per
JESD 17
• Space enhanced plastic (SEP)
– Controlled baseline
– Gold bondwire
– NiPdAu lead finish
– One assembly and test site
– One fabrication site
– Military (–55°C to 125°C) temperature range
– Extended product life cycle
– Product traceability
– Meets NASAs ASTM E595 outgassing
specification
2 Applications
• Enable or disable a digital signal
• Controlling an indicator LED
• Translation between communication modules and
system controllers
3 Description
The SN54SC4T32-SEP contains four independent
2-input OR Gates with Schmitt-trigger inputs and
extended voltage operation to allow for level
translation. Each gate performs the Boolean function
Y = A + B in positive logic. The output level is
referenced to the supply voltage (VCC) and supports
1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.
The input is designed with a lower threshold circuit to
support up translation for lower voltage CMOS inputs
(for example 1.2 V input to 1.8 V output or 1.8 V input
to 3.3 V output). Additionally, the 5-V tolerant input
pins enable down translation (for example 3.3 V to 2.5
V output).
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
ST |
25+ |
TO-223 |
16900 |
原装,请咨询 |
询价 | ||
24+ |
SOT23-5L |
8500 |
询价 | ||||
08+ |
TO-223 |
10000 |
普通 |
询价 | |||
2022+ |
TO-223 |
10000 |
原厂代理 终端免费提供样品 |
询价 | |||
N/A |
25+ |
TO223 |
1500 |
强调现货,随时查询! |
询价 | ||
ST |
23+ |
TO-223 |
16900 |
正规渠道,只有原装! |
询价 | ||
UEM |
23+ |
SOT223 |
50000 |
全新原装正品现货,支持订货 |
询价 | ||
UEM |
24+ |
SOT23-5 |
20000 |
全新原厂原装,进口正品现货,正规渠道可含税!! |
询价 | ||
UEM |
23+ |
SOT-223 |
11200 |
原厂授权一级代理、全球订货优势渠道、可提供一站式BO |
询价 | ||
2023+ |
13000 |
进口原装现货 |
询价 |