FIXED-POINT DIGITAL SIGNAL PROCESSOR

文件：863.74 Kbytes 页数：63 Pages

TI

德州仪器

FIXED-POINT DIGITAL SIGNAL PROCESSOR

文件：866.04 Kbytes 页数：64 Pages

TI

德州仪器

FIXED-POINT DIGITAL SIGNAL PROCESSORS

文件：1.62058 Mbytes 页数：118 Pages

TI

德州仪器

FIXED-POINT DIGITAL SIGNAL PROCESSOR

文件：866.04 Kbytes 页数：64 Pages

TI

德州仪器

FIXED-POINT DIGITAL SIGNAL PROCESSORS

文件：1.62058 Mbytes 页数：118 Pages

TI

德州仪器

FIXED-POINT DIGITAL SIGNAL PROCESSOR

文件：863.74 Kbytes 页数：63 Pages

TI

德州仪器

FIXED-POINT DIGITAL SIGNAL PROCESSORS

文件：1.42655 Mbytes 页数：111 Pages

TI

德州仪器

数字信号处理器

The TMS320VC5402 fixed-point, digital signal processor (DSP) (hereafter referred to as the '5402 unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with • Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus• 40-Bit Arithmetic Logic Unit (ALU), Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators• 17-× 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelin;

TI

德州仪器

定点数字信号处理器

The TMS320VC5402A fixed-point, digital signal processor (DSP) (hereafterreferred to as the 5402A unless otherwise specified) is based on an advancedmodified Harvard architecture that has one program memory bus and three datamemory buses. This processor provides an arithmetic logic unit (ALU) with a • Advanced Multibus Architecture With Three Separate 16-Bit Data MemoryBuses and One Program Memory Bus• 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter andTwo Independent 40-Bit Accumulators• 17- × 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder forNon-Pipelined ;

TI

德州仪器

数字信号处理器

This data manual discusses features and specifications of the TMS320VC5407 and TMS320VC5404 (hereafter referred to as the 5407/5404 unless otherwise specified) digital signal processors (DSPs). The 5407 and 5404 are essentially the same device except for differences in their memory maps.\nThis secti • Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus\n• 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators\n• 17- × 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pip;

TI

德州仪器