TMS320LC548中文资料数字信号处理器数据手册TI规格书

描述 Description

The TMS320LC548 fixed-point, digital signal processor (DSP) (hereafter referred to as the '548) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. The processor also provides an arithmetic logic unit (ALU) that has a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The '548 also utilizes a highly specialized instruction set, which is the basis of its operational flexibility and speed. Separate program and data spaces allow simultaneous access to program instructions and data, providing the high degree of parallelism. Two reads and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. In addition, the '548 includes the control mechanisms to manage interrupts, repeated operations, and function calls. This data sheet contains the pin layouts, signal descriptions, and electrical specifications for the TMS320VC548 DSP. For additional information, see theTMS320C54x, TMS320LC54x, TMS320VC54x Fixed-Point Digital Signal Processors data sheet (literature number SPRS039). The SPRS039 is considered a family functional overview and should be used in conjunction with this data sheet. The '548 signal descriptions table lists each terminal name, function, and operating mode(s) for the 144-pin thin quad flatpack (TQFP). The letter B in front of CLKRn, FSRn, DRn, CLKXn, FSXn, and DXn pin names denotes buffered serial port (BSP), where n = 0 or 1 port. The letter T in front of CLKR, FSR, DR, CLKX, FSX, and DX pin names denotes time-division multiplexed (TDM) serial port. The pin assignments table to follow lists each signal quadrant and BGA ball pin number for the 144-pin BGA package. The '548 signal descriptions table lists each terminal name, function, and operating mode(s) for the TMS320LC548GGU.

特性 Features

• Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
• 17-× 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
• Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
• Data Bus With a Bus Holder Feature
• Extended Addressing Mode for 8M × 16-Bit Maximum Addressable External Program Space
• On-Chip ROM with Some Configurable to Program/Data Memory
• Single-Access On-Chip RAM
• Block-Memory-Move Instructions for Better Program and Data Management
• Instructions With Two- or Three-Operand Reads
• Conditional Store Instructions
• On-Chip Peripherals
• On-Chip Phase-Locked Loop (PLL) Clock Generator With Internal Oscillator or External Clock Source
• Buffered Serial Port (BSP)
• One 16-Bit Timer
• Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
• On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG) Boundary Scan Logic
• 12.5-ns Single-Cycle Fixed-Point Instruction Execution Time (80 MIPS) for 3.3-V Power Supply IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.