THC63LVD104A中文资料THine数据手册PDF规格书

General Description

The THC63LVD104A receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to WXGA resolutions. The THC63LVD104A converts the LVDS data streams back into 35bits of CMOS/TTL data with rising edge or falling edge clock for convenient with a variety of LCD panel controllers.At a transmit clock frequency of 90MHz, 30bits of RGB data and 5bits of timing andcontrol data (HSYNC,VSYNC,DE,CNTL1,CNTL2) are transmitted at an effective rate of 630Mbps per LVDS channel.Using a 90MHz clock, the data through put is 394Mbytes per second.

特性 Features

• Wide dot clock range: 8-90MHz suited for NTSC,VGA, SVGA, XGA, and WXGA

• PLL requires no external components

• 50 output clock duty cycle

• TTL clock edge programmable

• Power down mode

• Low power single 3.3V CMOS design

• 64pin TQFP

• Backward compatible with THC63LVDF64x (18bits) / F84x(24bits)