SONET OC-12/OC-3 CLOCK SYNTHESIZER

DESCRIPTION Micrels SY89426 Multi-Output Phase Locked Loop (PLL) is a SONET compliant clock generator providing 622.08MHz, 155.52MHz and retimed reference clock outputs. The PLL produces low jitter OC-12/STS-12 and OC-3/STS-3 rate clocks from an input reference clock of 38.88, 51.84, or 77.76MHz.

文件：90.57 Kbytes 页数：6 Pages

Micrel

麦瑞半导体

SONET OC-12/OC-3 CLOCK SYNTHESIZER

文件：78.94 Kbytes 页数：7 Pages

Micrel

麦瑞半导体

SONET OC-12/OC-3 CLOCK SYNTHESIZER

文件：78.94 Kbytes 页数：7 Pages

Micrel

麦瑞半导体

SONET OC-12/OC-3 CLOCK SYNTHESIZER

DESCRIPTION Micrels SY89426 Multi-Output Phase Locked Loop (PLL) is a SONET compliant clock generator providing 622.08MHz, 155.52MHz and retimed reference clock outputs. The PLL produces low jitter OC-12/STS-12 and OC-3/STS-3 rate clocks from an input reference clock of 38.88, 51.84, or 77.76MHz.

文件：90.57 Kbytes 页数：6 Pages

Micrel

麦瑞半导体

SONET OC-12/OC-3 CLOCK SYNTHESIZER

文件：78.94 Kbytes 页数：7 Pages

Micrel

麦瑞半导体

SONET OC-12/OC-3 CLOCK SYNTHESIZER

DESCRIPTION Micrels SY89426 Multi-Output Phase Locked Loop (PLL) is a SONET compliant clock generator providing 622.08MHz, 155.52MHz and retimed reference clock outputs. The PLL produces low jitter OC-12/STS-12 and OC-3/STS-3 rate clocks from an input reference clock of 38.88, 51.84, or 77.76MHz.

文件：90.57 Kbytes 页数：6 Pages

Micrel

麦瑞半导体