DIFFERENTIAL PECL-to-TTL TRANSLATOR

DESCRIPTION The SY10/100ELT21 are single differential PECL-to-TTL translators. Because PECL (Positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT21 ideal for applications that require the translation

文件：51.07 Kbytes 页数：4 Pages

Micrel

麦瑞半导体

DIFFERENTIAL PECL-to-TTL TRANSLATOR

文件：85.89 Kbytes 页数：5 Pages

Micrel

麦瑞半导体

Translators Products

The SY10/100ELT21 are single differential PECL-to-TTL translators. Because PECL (Positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT21 ideal for applications that require the translation of a clock or dat ·2.5ns typical propagation delay\n·Low power\n·Differential PECL inputs\n·24mA TTL outputs\n·Flow-through pinouts\n·Available in 8-pin SOIC package\n·;

Microchip

微芯科技

3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

DESCRIPTION The SY10/100ELT21L are single differential LVPECL-to-LVTTL translators using a single +3.3V power supply. Because LVPECL (Low Voltage Positive ECL) levels are used, only +3.3V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT21

文件：51.32 Kbytes 页数：4 Pages

Micrel

麦瑞半导体

3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

DESCRIPTION The SY10/100ELT21L are single differential LVPECL-to-LVTTL translators using a single +3.3V power supply. Because LVPECL (Low Voltage Positive ECL) levels are used, only +3.3V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT21

文件：51.32 Kbytes 页数：4 Pages

Micrel

麦瑞半导体

3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

DESCRIPTION The SY10/100ELT21L are single differential LVPECL-to-LVTTL translators using a single +3.3V power supply. Because LVPECL (Low Voltage Positive ECL) levels are used, only +3.3V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT21

文件：51.32 Kbytes 页数：4 Pages

Micrel

麦瑞半导体

DIFFERENTIAL PECL-to-TTL TRANSLATOR

DESCRIPTION The SY10/100ELT21 are single differential PECL-to-TTL translators. Because PECL (Positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT21 ideal for applications that require the translation

文件：51.07 Kbytes 页数：4 Pages

Micrel

麦瑞半导体

DIFFERENTIAL PECL-to-TTL TRANSLATOR

DESCRIPTION The SY10/100ELT21 are single differential PECL-to-TTL translators. Because PECL (Positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT21 ideal for applications that require the translation

文件：51.07 Kbytes 页数：4 Pages

Micrel

麦瑞半导体

DIFFERENTIAL PECL-to-TTL TRANSLATOR

文件：85.89 Kbytes 页数：5 Pages

Micrel

麦瑞半导体

3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

文件：56.35 Kbytes 页数：5 Pages

Micrel

麦瑞半导体