首页>SSTUB32864EC>规格书详情

SSTUB32864EC数据手册恩XP中文资料规格书

PDF无图
厂商型号

SSTUB32864EC

功能描述

1.8 V configurable registered buffer for DDR2-800 RDIMM applications

制造商

恩XP 恩XP

中文名称

N智浦

数据手册

下载地址下载地址二

更新时间

2025-8-17 16:50:00

人工找货

SSTUB32864EC价格和库存,欢迎联系客服免费人工找货

SSTUB32864EC规格书详情

描述 Description

Overview Archived content is no longer updated and is made available for historical reference only.
The SSTUB32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer designed for 1.7 V to 2.0 V \t\t\t\tVDD operation.
All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All \t\t\toutputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM load.
The SSTUB32864 operates from a differential clock (CK and CK). Data are registered \t\t\tat the crossing of CK going HIGH, and CK going LOW.
The C0 input controls the pinout configuration of the 1 : 2 pinout from A configuration (when LOW) to B \t\t\tconfiguration (when HIGH). The C1 input controls the pinout configuration from 25-bit 1 : 1 (when LOW) to 14-bit 1 \t\t\t: 2 (when HIGH).
The device supports low-power standby operation. When the reset input (RESET) is LOW, \t\t\tthe differential input receivers are disabled, and un-driven (floating) data, clock and reference voltage (VREF) \t\t\tinputs are allowed. In addition, when RESET is LOW all registers are reset, and all \t\t\toutputs are forced LOW. The LVCMOS RESET and Cn inputs must always be held at a valid \t\t\tlogic HIGH or LOW level.
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the LOW state during power-up.
In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with \t\t\trespect to CK and CK. Therefore, no timing relationship can be guaranteed between the \t\t\ttwo. When entering reset, the register will be cleared and the data outputs will be driven LOW quickly, relative \t\t\tto the time to disable the differential input receivers. However, when coming out of reset, the register will \t\t\tbecome active quickly, relative to the time to enable the differential input receivers. As long as the data inputs \t\t\tare LOW, and the clock is stable during the time from the LOW-to-HIGH transition of RESET until the input receivers are fully enabled, the design of the SSTUB32864 must ensure that the outputs \t\t\twill remain LOW, thus ensuring no glitches on the output.
The device monitors both DCS and CSR inputs and will gate \t\t\tthe Qn outputs from changing states when both DCS and CSR inputs are HIGH. If either DCS or CSR input is LOW, \t\t\tthe Qn outputs will function normally. The RESET input has priority over the DCS and CSR control and will force the outputs LOW. If the \t\t\t\tDCS-control functionality is not desired, then the CSR input can be hardwired to ground, in which case the set-up time requirement for DCS would be the same as for the other Dn data inputs.
The SSTUB32864 is available in a 96-ball, low profile fine-pitch ball grid array (LFBGA96) package.

特性 Features



•Configurable register supporting DDR2 Registered DIMM applications

•Configurable to 25-bit 1 : 1 mode or 14-bit 1 : 2 mode

•Controlled output impedance drivers enable optimal signal integrity and speed

•Meets SSTUB32864 JEDEC specification speed performance

•Supports up to 450 MHz clock frequency of operation

•Optimized pinout for high-density DDR2 module design

•Chip-selects minimize power consumption by gating data outputs from changing state

•Supports SSTL_18 data inputs

•Differential clock (CK and CK) inputs

•Supports LVCMOS switching levels on the control and RESET inputs

•Single 1.8 V supply operation (1.7 V to 2.0 V)

•Available in 96-ball, 13.5 mm x 5.5 mm, 0.8 mm ball pitch LFBGA package


应用 Application




400 MT/s to 800 MT/s DDR2 registered DIMMs without parity


供应商 型号 品牌 批号 封装 库存 备注 价格
恩XP
25+23+
96-LFBGA
15385
绝对原装正品全新进口深圳现货
询价
PHI
22+
BGA
8200
原装现货库存.价格优势
询价
恩XP
22+
NA
500000
万三科技,秉承原装,购芯无忧
询价
恩XP
22+
BGA
20000
原装现货,实单支持
询价
恩XP
20
一级代理,专注军工、汽车、医疗、工业、新能源、电力
询价
恩XP
2023+
96-LFBGA
8800
正品渠道现货 终端可提供BOM表配单。
询价
恩XP
21+
96-LFBGA
539
原装现货假一赔十
询价
恩XP
2020+
3000
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
恩XP
23+
TFBGA160
3000
一级代理原厂VIP渠道,专注军工、汽车、医疗、工业、
询价
恩XP
23+
BGA
50000
全新原装正品现货,支持订货
询价