首页 >SN74F>规格书列表

型号下载 订购功能描述制造商 上传企业LOGO

SN74F1056DR.A

丝印:F1056;Package:SOIC;8-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY

Designed to Reduce Reflection Noise Repetitive Peak Forward Current 300 mA 8-Bit Array Structure Suited for Bus-Oriented Systems description This Schottky barrier diode bus-termination array is designed to reduce reflection noise on memory bus lines. This device consists of an 8-bit high

文件:234.78 Kbytes 页数:9 Pages

TI

德州仪器

SN74F109

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the

文件:904.8 Kbytes 页数:15 Pages

TI

德州仪器

SN74F109D

丝印:F109;Package:SOIC;DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the

文件:904.8 Kbytes 页数:15 Pages

TI

德州仪器

SN74F109DR

丝印:F109;Package:SOIC;DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the

文件:904.8 Kbytes 页数:15 Pages

TI

德州仪器

SN74F109DR.A

丝印:F109;Package:SOIC;DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the

文件:904.8 Kbytes 页数:15 Pages

TI

德州仪器

SN74F109N

丝印:SN74F109N;Package:PDIP;DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the

文件:904.8 Kbytes 页数:15 Pages

TI

德州仪器

SN74F109N.A

丝印:SN74F109N;Package:PDIP;DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the

文件:904.8 Kbytes 页数:15 Pages

TI

德州仪器

SN74F112

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t

文件:566.64 Kbytes 页数:16 Pages

TI

德州仪器

SN74F112D

丝印:F112;Package:SOIC;DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t

文件:566.64 Kbytes 页数:16 Pages

TI

德州仪器

SN74F112DR

丝印:F112;Package:SOIC;DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of t

文件:566.64 Kbytes 页数:16 Pages

TI

德州仪器

技术参数

  • Supply voltage (Min) (V):

    4.5

  • Supply voltage (Max) (V):

    5.5

  • Number of channels (#):

    4

  • Inputs per channel:

    2

  • IOL (Max) (mA):

    20

  • IOH (Max) (mA):

    -1

  • Input type:

    Bipolar

  • Output type:

    Push-Pull

  • Features:

    Very high speed (tpd 5-10ns)

  • Data rate (Max) (Mbps):

    70

  • Rating:

    Catalog

供应商型号品牌批号封装库存备注价格
TI
24+
SOP
1719
询价
TI
25+
SOP-16
9854
就找我吧!--邀您体验愉快问购元件!
询价
TI
92+
SOP
8000
原装现货海量库存欢迎咨询
询价
TI
19+
QFP
8650
原装正品,现货热卖
询价
TI/德州仪器
2022+
DIP
3000
原厂代理 终端免费提供样品
询价
TI
22+
SOP-14
3000
原装现货库存.价格优势
询价
TI/德州仪器
24+
SOP7.2
750
只供应原装正品 欢迎询价
询价
TI(德州仪器)
23+
NA
20094
正纳10年以上分销经验原装进口正品做服务做口碑有支持
询价
TI/德州仪器
24+
SOP
46184
只做原装进口现货
询价
TI
25+
SOP
1369
旗舰店
询价
更多SN74F供应商 更新时间2026-2-2 13:30:00