首页>SN74AVC16334>规格书详情
SN74AVC16334数据手册集成电路(IC)的通用总线功能规格书PDF

厂商型号 |
SN74AVC16334 |
参数属性 | SN74AVC16334 封装/外壳为48-TFSOP(0.173",4.40mm 宽);包装为管件;类别为集成电路(IC)的通用总线功能;产品描述:IC UNIV BUS DVR 16BIT 48TVSOP |
功能描述 | 具有三态输出的 16 位通用总线驱动器 |
封装外壳 | 48-TFSOP(0.173",4.40mm 宽) |
制造商 | TI Texas Instruments |
中文名称 | 德州仪器 美国德州仪器公司 |
数据手册 | |
更新时间 | 2025-8-7 11:28:00 |
人工找货 | SN74AVC16334价格和库存,欢迎联系客服免费人工找货 |
SN74AVC16334规格书详情
描述 Description
A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical VOL vs IOL and VOH vs IOH curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC) Circuitry Technology and Applications, literature number SCEA009.
This 16-bit universal bus driver is operational at 1.2-V to 3.6-V VCC, but is designed specifically for 1.65-V to 3.6-V VCC operation.
Data flow from A to Y is controlled by the output-enable (OE)\\ input. The device operates in the transparent mode when the latch-enable (LE)\\ input is low. When LE\\ is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE\\ is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE\\ is high, the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE\\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
特性 Features
• Member of the Texas Instruments Widebus Family
• DOC (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
• Dynamic Drive Capability Is Equivalent to Standard Outputs With IOH and IOL of ±24 mA at 2.5-V VCC
• Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
• Ioff Supports Partial-Power-Down Mode Operation
• ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
• 200-V Machine Model (A115-A)
• Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
DOC and Widebus are trademarks of Texas Instruments.
技术参数
- 制造商编号
:SN74AVC16334
- 生产厂家
:TI
- VCC(Min)(V)
:1.4
- VCC(Max)(V)
:3.6
- Channels(#)
:16
- IOL(Max)(mA)
:12
- IOH(Max)(mA)
:-12
- ICC(uA)
:40
- Input type
:Standard CMOS
- Output type
:3-State
- Features
:Balanced OutputsUltra high speed (tpd Over-voltage tolerant inputsPartial power down (Ioff)
- Data rate(Max)(Mbps)
:300
- Rating
:Catalog
- Operating temperature range(C)
:-40 to 85
- Package Group
:TSSOP|48TVSOP|48
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TI/德州仪器 |
22+ |
N/A |
10000 |
现货,原厂原装假一罚十! |
询价 | ||
TI/德州仪器 |
21+ |
NA |
12820 |
只做原装,质量保证 |
询价 | ||
TI/德州仪器 |
24+ |
TSSOP-48 |
6000 |
全新原装深圳仓库现货有单必成 |
询价 | ||
TI(德州仪器) |
2021+ |
TSSOP-48 |
509 |
询价 | |||
24+ |
N/A |
73000 |
一级代理-主营优势-实惠价格-不悔选择 |
询价 | |||
ADI |
23+ |
TSSOP-48 |
8000 |
只做原装现货 |
询价 | ||
TI/德州仪器 |
2447 |
TSSOP-48 |
100500 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
询价 | ||
TI/德州仪器 |
23+ |
TSSOP-48 |
8080 |
正规渠道,只有原装! |
询价 | ||
TI |
23+ |
TVSOP-48 |
56068 |
公司原装现货!主营品牌!可含税欢迎查询 |
询价 | ||
TI/德州仪器 |
TSSOP-48 |
6000 |
原装正品老板王磊+13925678267 |
询价 |