SN65LVDS93C-Q1中文资料 10MHz 至 135MHz 汽车类 28 位平板显示链路 LVDS SerDes 变送器数据手册TI规格书

描述 Description

The SN65LVDS93C-Q1 FlatLink™ transmitter contains four 7-bit, parallel-load serial-outshift registers, a 7X clock synthesizer, and five low-voltage differential signaling (LVDS) linedrivers in a single integrated circuit. The device can synchronously transmit 28 bits ofsingle-ended, low-voltage transistor-transistor logic (LVTTL) data over five balanced-pairconductors for receipt by a compatible receiver, such as the SN75LVDS94 and LCD panels with an integrated LVDS receiver.
When transmitting, the SN65LVDS93C-Q1 loads data bits D0 through D27 into registers onthe edge of the input clock signal (CLKIN). The user can select the rising or falling edge of theclock through the clock select (CLKSEL) pin to ensure compatibility with both rising edge andfalling edge receivers. The frequency of CLKIN is multiplied seven times and then used to releasethe data registers in 7-bit serial streams. The four serial streams and a phase-locked clock(CLKOUT) will output to the LVDS output drivers. The frequency of CLKOUT is the same as the inputclock (CLKIN).
The SN65LVDS93C-Q1 requires no external components and little-to-no usercontrol. The data bus shows the user the full data transmission of the device, from the input tothe transmitter to output of the receiver. The user can input a high level or low level on theCLKSEL pin to select a clock rising or falling edge during this process, or use the Shutdown/Clear(SHTDN) active-low input to inhibit the clock and shut off the LVDS outputdrivers for lower power consumption. A low level on this signal clears all internal registers tolow level.
The SN65LVDS93C-Q1 is characterized for operation over ambient airtemperatures of –40°C to 105°C.

特性 Features

• AEC-Q100 qualified for automotiveapplications
• Temperaturegrade 2: –40°C to 105°C

• LVDS display series interfaces directly to LCDdisplay panels with integrated LVDS
• Available in 14-mm × 6.1-mm TSSOPpackage
• 1.8-V up to 3.3-V tolerant data inputs to connect directly tolow-power, low-voltage applications and graphic processors
• Transfer rate up to 135 Mpps(Megapixels per second)
• Pixel clockfrequency range 10 MHz to 135 MHz
• Suited for display resolutions ranging fromHVGA up to HD with low EMI
• Operates from a single 3.3-V supply and 170 mW(typical) at 75 MHz
• 28 data channels plus clock in low-voltage TTL to four datachannels plus clock out low-voltage differential
• Consumes less than 1 mW whendisabled
• Selectable rising or falling clock edge triggered inputs
• Support spreadspectrum clocking (SSC)
• Compatible with allOMAP™ 2x, OMAP™ 3x, and DaVinci™application processors
All trademarks are the property of their respective owners.