首页>SN54SC4T00-SEP_V01>规格书详情

SN54SC4T00-SEP_V01中文资料德州仪器数据手册PDF规格书

SN54SC4T00-SEP_V01
厂商型号

SN54SC4T00-SEP_V01

功能描述

SN54SC4T00-SEP Radiation Tolerant, Quadruple 2-Input Positive-NAND Gates With Integrated Translation

文件大小

997.33 Kbytes

页面数量

24

生产厂商 Texas Instruments
企业简称

TI1德州仪器

中文名称

美国德州仪器公司官网

原厂标识
TI1
数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-8-5 16:38:00

人工找货

SN54SC4T00-SEP_V01价格和库存,欢迎联系客服免费人工找货

SN54SC4T00-SEP_V01规格书详情

1 Features

• Vendor item drawing available, VID

V62/23627-01XE

• Total ionizing dose characterized at 30 krad (Si)

– Total ionizing dose radiation lot acceptance

testing (TID RLAT) for every wafer lot to 30

krad (Si)

• Single-event effects (SEE) characterized:

– Single event latch-up (SEL) immune to linear

energy transfer (LET) = 43 MeV-cm2 /mg

– Single event transient (SET) characterized to

43 MeV-cm2 /mg

• Wide operating range of 1.2 V to 5.5 V

• Single-supply translating gates at 5/3.3/2.5/1.8/1.2

V VCC

– TTL compatible inputs:

• Up translation:

– 1.8-V – Inputs from 1.2 V

– 2.5-V – Inputs from 1.8 V

– 3.3-V – Inputs from 1.8 V, 2.5 V

– 5.0-V – Inputs from 2.5 V, 3.3 V

• Down translation:

– 1.2-V – Inputs from 1.8 V, 2.5 V, 3.3 V,

5.0 V

– 1.8-V – Inputs from 2.5 V, 3.3 V, 5.0 V

– 2.5-V – Inputs from 3.3 V, 5.0 V

– 3.3-V – Inputs from 5.0 V

• 5.5 V tolerant input pins

• Output drive up to 25 mA AT 5-V

• Latch-up performance exceeds 250 mA per

JESD 17

• Space enhanced plastic (SEP)

– Controlled baseline

– Gold bondwire

– NiPdAu lead finish

– One assembly and test site

– One fabrication site

– Military (–55°C to 125°C) temperature range

– Extended product life cycle

– Product traceability

– Meets NASAs ASTM E595 outgassing

specification

2 Applications

• Enable or disable a digital signal

• Controlling an indicator LED

• Translation between communication modules and

system controllers

3 Description

The SN54SC4T00-SEP contains four independent 2-

input NAND Gates with Schmitt-trigger inputs. Each

gate performs the Boolean function Y = A ● B in

positive logic. The output level is referenced to the

supply voltage (VCC) and supports 1.8-V, 2.5-V, 3.3-V,

and 5-V CMOS levels.

The input is designed with a lower threshold circuit to

support up translation for lower voltage CMOS inputs

(for example 1.2 V input to 1.8 V output or 1.8 V input

to 3.3 V output). Additionally, the 5-V tolerant input

pins enable down translation (for example 3.3 V to 2.5

V output).

供应商 型号 品牌 批号 封装 库存 备注 价格
TI
25+
CDIP14
3000
全新原装、诚信经营、公司现货销售!
询价
TI
CDIP14
8650
一级代理 原装正品假一罚十价格优势长期供货
询价
TI/TEXAS
23+
原厂封装
8931
询价
TI/德州仪器
23+
CDIP-14
9990
正规渠道,只有原装!
询价
TI/德州仪器
22+
CDIP
12245
现货,原厂原装假一罚十!
询价
24+
3000
自己现货
询价
TI
2020+
37
百分百原装正品 真实公司现货库存 本公司只做原装 可
询价
TI
2018+
26976
代理原装现货/特价热卖!
询价
TI/德州仪器
23+
CDIP
11200
原厂授权一级代理、全球订货优势渠道、可提供一站式BO
询价
TI
24+
DIP-14
3565
绝对全新原装公司现货热卖!
询价