Clock Generator Circuit for desktop video systems CGC

GENERAL DESCRIPTION The SAA7197 generates all clock signals required for a digital TV system suitable for the SAA719x family. The circuit operates in either the phase-locked loop mode (PLL) or voltage controlled oscillator mode (VCO). FEATURES • Suitable for Desktop Video systems • Two differe

文件：107.16 Kbytes 页数：16 Pages

PHI

PHI

Clock Generator Circuit for desktop video systems CGC

GENERAL DESCRIPTION The SAA7197 generates all clock signals required for a digital TV system suitable for the SAA719x family. The circuit operates in either the phase-locked loop mode (PLL) or voltage controlled oscillator mode (VCO). FEATURES • Suitable for Desktop Video systems • Two differe

文件：107.16 Kbytes 页数：16 Pages

PHI

PHI

Digital Video Encoder DENC GENLOCK-capable

GENERAL DESCRIPTION The SAA7199B encodes digital baseband colour/video data into analog Y, C and CVBS signals (S-video included). Pixel clock and data are line-locked to the horizontal scanning frequency of the video signal. The circuit can be used in a square pixel or in a consumer TV applicatio

文件：188.36 Kbytes 页数：40 Pages

PHI

PHI

Digital Video Encoder DENC GENLOCK-capable

GENERAL DESCRIPTION The SAA7199B encodes digital baseband colour/video data into analog Y, C and CVBS signals (S-video included). Pixel clock and data are line-locked to the horizontal scanning frequency of the video signal. The circuit can be used in a square pixel or in a consumer TV applicatio

文件：188.36 Kbytes 页数：40 Pages

PHI

PHI

Digital Video Encoder DENC GENLOCK-capable

GENERAL DESCRIPTION The SAA7199B encodes digital baseband colour/video data into analog Y, C and CVBS signals (S-video included). Pixel clock and data are line-locked to the horizontal scanning frequency of the video signal. The circuit can be used in a square pixel or in a consumer TV applicatio

文件：188.36 Kbytes 页数：40 Pages

PHI

PHI

Integrated MPEG2 AVG decoder

The SAA7201 is an MPEG2 decoder which combines audio decoding and video decoding. Additionally to these basic MPEG functions it also provides means for enhanced graphics and/or on-screen display. Due to an optimized architecture for audio and video decoding, maximum capacity in the ext

文件：292.15 Kbytes 页数：36 Pages

PHI

PHI

Integrated MPEG2 AVG decoder

The SAA7201 is an MPEG2 decoder which combines audio decoding and video decoding. Additionally to these basic MPEG functions it also provides means for enhanced graphics and/or on-screen display. Due to an optimized architecture for audio and video decoding, maximum capacity in the ext

文件：292.15 Kbytes 页数：36 Pages

PHI

PHI

MPEG-2 systems demultiplexer

GENERAL DESCRIPTION This document specifies the MPEG-2 systems demultiplexer IC, SAA7205H, for use in MPEG-2 based digital TV receivers, possibly incorporating conditional access. Such receivers are to be implemented in, for instance, a Digital Video Broadcasting (DVB) set-top box, or Integrated

文件：363.92 Kbytes 页数：84 Pages

PHI

PHI

MPEG-2 systems demultiplexer

GENERAL DESCRIPTION This document specifies the MPEG-2 systems demultiplexer IC, SAA7205H, for use in MPEG-2 based digital TV receivers, possibly incorporating conditional access. Such receivers are to be implemented in, for instance, a Digital Video Broadcasting (DVB) set-top box, or Integrated

文件：363.92 Kbytes 页数：84 Pages

PHI

PHI

DVB compliant descrambler

GENERAL DESCRIPTION The SAA7206H (DVB compliant) is designed for use in MPEG-2 based digital TV receivers, incorporating conditional access filters. Such receivers are to be implemented in, for instance, a digital video broadcasting top set box, or an integrated digital TV receiver. FEATURES •

文件：193.8 Kbytes 页数：52 Pages

PHI

PHI