首页>PZ3032I12BC>规格书详情

PZ3032I12BC中文资料飞利浦数据手册PDF规格书

PZ3032I12BC
厂商型号

PZ3032I12BC

功能描述

32 macrocell CPLD

文件大小

116.38 Kbytes

页面数量

14

生产厂商 Philips Semiconductors
企业简称

PHI飞利浦

中文名称

荷兰皇家飞利浦

原厂标识

PHILIPS

数据手册

下载地址一下载地址二

更新时间

2025-8-4 17:02:00

人工找货

PZ3032I12BC价格和库存,欢迎联系客服免费人工找货

PZ3032I12BC规格书详情

DESCRIPTION

The PZ3032 CPLD (Complex Programmable Logic Device) is the first in a family of Fast Zero Power (FZP™) CPLDs from Philips Semiconductors. These devices combine high speed and zero power in a 32 macrocell CPLD. With the FZP design technique, the PZ3032 offers true pin-to-pin speeds of 8ns, while simultaneously delivering power that is less than 35µA at standby without the need for ‘turbo bits’ or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any competing CPLD – 70 lower at 50MHz.

FEATURES

• Industry’s first TotalCMOS™ PLD – both CMOS design and process technologies

• Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed

• High speed pin-to-pin delays of 8ns

• Ultra-low static power of less than 35µA

• Dynamic power that is 70 lower at 50MHz than competing devices

• 100 routable with 100 utilization while all pins and all macrocells are fixed

• Deterministic timing model that is extremely simple to use

• 2 clocks with programmable polarity at every macrocell

• Support for complex asynchronous clocking

• Innovative XPLA™ architecture combines high speed with extreme flexibility

• 1000 erase/program cycles guaranteed

• 20 years data retention guaranteed

• Logic expandable to 37 product terms

• PCI compliant

• Advanced 0.5µ E2CMOS process

• Security bit prevents unauthorized access

• Design entry and verification using industry standard and Philips CAE tools

• Reprogrammable using industry standard device programmers

• Innovative Control Term structure provides either sum terms or product terms in each logic block for:

– Programmable 3-State buffer

– Asynchronous macrocell register preset/reset

• Programmable global 3-State pin facilitates ‘bed of nails’ testing without using logic resources

• Available in both PLCC and TQFP packages

产品属性

  • 型号:

    PZ3032I12BC

  • 功能描述:

    Electrically-Erasable Complex PLD

供应商 型号 品牌 批号 封装 库存 备注 价格
PHI
2138+
QFP
8960
专营BGA,QFP原装现货,假一赔十
询价
PHI
23+
PLCC44
12300
询价
PHI
25+
TQFP
6500
独立分销商 公司只做原装 诚心经营 免费试样正品保证
询价
PHI
25+
QFP
4500
全新原装、诚信经营、公司现货销售!
询价
PHILIPH
20+
TQFP
500
样品可出,优势库存欢迎实单
询价
PHI
23+
QFP
5700
绝对全新原装!现货!特价!请放心订购!
询价
PHI
24+
PQFP44
3629
原装优势!房间现货!欢迎来电!
询价
PHI
2025+
TQFP44
3750
全新原厂原装产品、公司现货销售
询价
24+
3000
公司存货
询价
PH
23+
ZIP
5000
原装正品,假一罚十
询价