PNP/PNP resistor-equipped transistors; R1 = 2.2 k廓, R2 = 47 k廓

DESCRIPTION PNP/PNP resistor-equipped transistors (see “Simplified outline, symbol and pinning” for package details). FEATURES • Built-in bias resistors • Simplified circuit design • Reduction of component count • Reduced pick and place costs. APPLICATIONS • Low current

文件：144.18 Kbytes 页数：8 Pages

恩XP

丝印：B0；Package：SOT363；PNP/PNP resistor-equipped transistors; R1 = 2.2 k, R2 = 47 k

1.1 General description PNP/PNP Resistor-Equipped Transistors (RET) in Surface-Mounted Device (SMD) plastic packages. 1.2 Features and benefits 1.3 Applications  Low current peripheral driver  Control of IC inputs  Replaces general-purpose transistors in digital applications Table 1. Pr

文件：917.21 Kbytes 页数：16 Pages

NEXPERIA

安世

丝印：B0；Package：TSSOP6；50 V, 100 mA PNP/PNP resistor-equipped double transistor; R1 = 2.2 kΩ, R2 = 47 kΩ

1. General description PNP/PNP double Resistor-Equipped Transistor (RET) in a very small SOT363 (SC-88) Surface- Mounted Device (SMD) plastic package. NPN/PNP complement: PUMD10 NPN/NPN complement: PUMH10 2. Features and benefits • 100 mA output current capability • Built-in bias resistor

文件：236.66 Kbytes 页数：11 Pages

NEXPERIA

安世

丝印：B0；Package：SC-88；PNP/PNP resistor-equipped transistors; R1 = 2.2 k, R2 = 47 k

Features and benefits  100 mA output current capability  Built-in bias resistors  Simplifies circuit design  Reduces component count  Reduces pick and place costs  AEC-Q101 qualified

文件：917.23 Kbytes 页数：16 Pages

NEXPERIA

安世

Low VCEsat (BISS) transistors

文件：948.33 Kbytes 页数：12 Pages

PHI

飞利浦

PNP/PNP resistor-equipped transistors; R1 = 2.2 kΩ, R2 = 47 kΩ

PNP/PNP Resistor-Equipped Transistors (RET) in Surface-Mounted Device (SMD) plastic packages. • 100 mA output current capability\n• Built-in bias resistors\n• Simplifies circuit design\n• Reduces component count\n• Reduces pick and place costs\n• AEC-Q101 qualified;

Nexperia

安世