PCAL6524HE数据手册恩XP中文资料规格书

描述 Description

The PCAL6524 is a 24-bit general purpose I/O expander that provides remote I/O expansion formost microcontroller families via the Fast-mode Plus (Fm+) I²C-bus interface.The ultra-low-voltage interface allows for direct connection to a microcontrolleroperating down to 0.8 V.
NXP® I/O expanders provide a simple solution when additional I/Os are needed while keepinginterconnections to a minimum, for example, in battery-powered mobile applications forinterfacing to sensors, push buttons, keypad, etc. In addition to providing a flexibleset of GPIOs, it simplifies interconnection of a processor running at one voltage leveldown to 0.8 V to I/O devices operating at a different voltage level 1.65 V to 5.5 V. ThePCAL6524 has built-in level shifting feature that makes these devices extremely flexiblein mixed power supply systems where communication between incompatible I/O voltages isrequired, allowing seamless communications with next-generation low voltagemicroprocessors and microcontrollers on the interface side (SDA/SCL) and peripherals ata higher voltage on the port side.
There are two supply voltages for PCAL6524: VDD(I2C-bus) andVDD(P). VDD(I2C-bus) provides the supply voltage for the interfaceat the master side (for example, a microcontroller) and the VDD(P) providesthe supply for core circuits and Port P. The bi-directional voltage level translation inthe PCAL6524 is provided through VDD(I2C-bus). VDD(I2C-bus) shouldbe connected to the VDD of the external SCL/SDA lines. This indicates the VDDlevel of the I²C-bus to the PCAL6524, while the voltage level on Port P ofthe PCAL6524 is determined by the VDD(P).
The PCAL6524 fully meets the Fm+ I²C-bus specification at speeds to 1 MHz andimplements Agile I/O, which are additional features specifically designed to enhance theI/O. These additional features are programmable output drive strength, latchableinputs, programmable pull-up/pull-down resistors, maskable interrupt, interrupt statusregister, programmable open-drain or push-pull outputs.
Additional Agile I/O Plus features include I²C software reset and device ID.Interrupts can be specified by level or edge and can be cleared individually withoutdisturbing the other interrupt events. Also, switch debounce hardware isimplemented.
At power-on, the I/Os are configured as inputs. However, the system master can enable theI/Os as either inputs or outputs by writing to the I/O configuration bits. The data foreach input or output is kept in the corresponding input or output register. The polarityof the Input Port register can be inverted with the Polarity Inversion register, savingexternal logic gates. Programmable pull-up and pull-down resistors eliminate the needfor discrete components.
The power-on reset puts the registers in their default state and initializes theI²C-bus/SMBus state machine. The RESET pincauses the same reset/initialization to occur without depowering the part. The systemmaster can also accomplish a reset via an I²C command and initialize allregisters to their default state.
The PCAL6524 open-drain interrupt (INT) output is activatedwhen any input state differs from its corresponding Input Port register state. As well,the INT output can be specified to activate on input pinedges. There are a large number of interrupt mask functions available to maximizeflexibility.
INT can be connected to the interrupt input of a microcontroller.By sending an interrupt signal on this line, the remote I/O can inform themicrocontroller if there is incoming data on its ports without communication via theI²C-bus. Thus, the PCAL6524 can remain a simple slave device. The inputlatch feature holds or latches the input pin state and keeps the logic values thatcreated the interrupt until the master can service the interrupt. This minimizes thehost’s interrupt service response for fast moving inputs.
The device Port P outputs have 25 mA sink capabilities for directly driving LEDs whileconsuming low device current.
One hardware pin (ADDR) can be used to program and vary the fixed I²C-busaddress and allow up to four devices to share the same I²C-bus or SMBus.

特性 Features

• I²C-bus to parallel port expander
• 1 MHz Fast-mode Plus I²C-bus
• Operating power supply voltage range of 0.8 V to 3.6 V on the I²C-busside
• Allows bidirectional voltage-level translation and GPIO expansion between 0.8 Vto 3.6 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V, 5.5 V Port P
• Low standby current consumption: 2.0 µA typical at 3.3 V VDD(P)
• Schmitt trigger action allows slow input transition and better switching noiseimmunity at the SCL and SDA inputs
• Vhys = 0.05 V (typical) at 0.8 V
• Vhys = 0.18 V (typical) at 1.8 V
• Vhys = 0.33 V (typical) at 3.3 V
• 5.5 V tolerant I/O ports and 3.6 V tolerant I²C-bus pins
• Active LOW reset input (RESET)
• Open-drain active LOW interrupt output (INT)
• Internal power-on reset
• Noise filter on SCL/SDA inputs
• Latched outputs with 25 mA drive maximum capability for directly driving LEDs
• Latch-up performance exceeds 100 mA per JESD 78, Class II
• ESD protection exceeds JESD 22:
• 2000 V Human-Body Model (A114-A)
• 1000 V Charged-Device Model (C101)
• Packages offered: TSSOP32, HUQFN32, VFBGA36
Agile I/O features
• Output port configuration: bank selectable or pin selectable push-pull oropen-drain output stages
• Interrupt status: read-only register identifies the source of aninterrupt
• Bit-wise I/O programming features
• Output drive strength: four programmable drive strengths to reducerise and fall times in low-capacitance applications
• Input latch: Input Port register values changes are kept until theInput Port register is read
• Pull-up/pull-down enable: floating input or pull-up/pull-downresistor enable
• Pull-up/pull-down selection: 100 kΩ pull-up/pull-down resistorselection
• Interrupt mask: mask prevents the generation of the interrupt wheninput changes state to prevent spurious interrupts
Additional Agile I/O Plus features
• Interrupt edge specification on a bit-by-bit basis
• Interrupt individual clear without disturbing other events
• Read all interrupt events without clear
• Switch debounce hardware
• General call software reset
• I²C software Device ID function