恩XP 32-bit MCU, Power Arch core, 1MB Flash, 56MHz, -40/+85degC, Automotive Grade, PBGA 388

The MPC566 integrates a Power Architecture® core with a dual precision floating point unit and BCC, 36 KB of RAM and 1 MB of flash memory.\nThe MPC566, an upgraded version of the MPC565, offers code compression to enable more efficient use of internal or external flash memory. Code compression is op • Supports code compression\n• Three time processor units (TPU3) • TPU3_A and TPU3_B are connected to DPTRAM_AB (6 KB)\n• TPU3_C is connected to DPTRAM_C (4 KB)\n• A 22-timer channel modular I/O system (MIOS14) • Same as MIOS1 plus a real-time clock sub-module (MRTCSM), four counter sub-modules (MCS;

恩XP