CMOS High Voltage Logic

Hex Sch mitt Trigger Inverter in Ceramic Dual-In-Line Package (CDIP) Description The MM54C14J Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N-channel and P-channel enhancement transistors. The positive and negative going threshold voltages,

文件：691.35 Kbytes 页数：4 Pages

SS

CMOS High Voltage Logic

Features Wide supply voltage range: 3V to 15V High noise immunity: 0.70 VCC (typ.) Low power TTL compatibility: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed) Hysteresis: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed).

文件：512.679 Kbytes 页数：4 Pages

SS

CMOS High Voltage Logic

Features Wide supply voltage range: 3V to 15V High noise immunity: 0.70 VCC (typ.) Low power TTL compatibility: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed) Hysteresis: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed).

文件：512.679 Kbytes 页数：4 Pages

SS

CMOS High Voltage Logic

Features Wide supply voltage range: 3V to 15V High noise immunity: 0.70 VCC (typ.) Low power TTL compatibility: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed) Hysteresis: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed).

文件：512.679 Kbytes 页数：4 Pages

SS

CMOS High Voltage Logic

Features Wide supply voltage range: 3V to 15V High noise immunity: 0.70 VCC (typ.) Low power TTL compatibility: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed) Hysteresis: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed).

文件：512.679 Kbytes 页数：4 Pages

SS

CMOS High Voltage Logic

Features Wide supply voltage range: 3V to 15V High noise immunity: 0.70 VCC (typ.) Low power TTL compatibility: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed) Hysteresis: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed).

文件：512.679 Kbytes 页数：4 Pages

SS

CMOS High Voltage Logic

Features Wide supply voltage range: 3V to 15V High noise immunity: 0.70 VCC (typ.) Low power TTL compatibility: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed) Hysteresis: o 0.40 VCC (typ.) o 0.20 VCC (guaranteed).

文件：512.679 Kbytes 页数：4 Pages

SS

HEX SCHMITT TRIGGER

General Description\nThe MM54C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The positive and negative going threshold voltages, Vt+ and Vt-, show low variation with respect to temperature (typ. 0.0005V/ C - Supply voltage range 3.0V to 15V\n- High noise immunity  0.70 Vcc (typ.)\n- Low power           0.4 Vcc (typ.)\n  TTL compatibility 0.2 Vcc guaranteed\n- Hysteresis 0.4 Vcc (typ.)\n                    0.2 Vcc guaranteed;

TI

德州仪器