DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

Dual JK Negative Edge-Triggered Flip-FlopThe MC74AC112/74ACT112 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to MC74AC74/7

恩XP

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

Dual J-K Flip Flop with Preset and Clear The TC74AC112 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low pow

文件：277.89 Kbytes 页数：7 Pages

TOSHIBA

东芝

CMOS Digital Integrated Circuit Silicon Monolithic Dual J-K Flip Flop with Preset and Clear

文件：313.16 Kbytes 页数：9 Pages

TOSHIBA

东芝

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

Dual J-K Flip Flop with Preset and Clear The TC74AC112 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low pow

文件：277.89 Kbytes 页数：7 Pages

TOSHIBA

东芝