QorIQ LS1021A Data Sheet

Features • Arm® Cortex®-A7 MPCore compliant with Armv7-A™ architecture • LS1021A contains a dual-core Cortex-A7. Each core includes: – 32 KB L1 Instruction Cache (ECC protection) – 32 KB L1 Data Cache (ECC protection) – NEON co-processor – Floating Point (FPU) – QorIQ Trust Architecture and

文件：2.074489 Mbytes 页数：205 Pages

恩XP

LS1 32Bit ARM SoC, 1.2GHz, DDR3/4, LCDC, vTSEC, PCIe, USB3, SATA3, uQE, CAN, SEC, -40 to 105C,Rev2.0

The QorIQ® LS1 family, which includes the LS1021A communications processor, is built on Layerscape architecture, the industry's first software-aware, core-agnostic networking architecture to offer unprecedented efficiency and scale.\nA member of the value-performance tier, the QorIQ LS1021A processo Core Complex• Dual Arm v7 Cortex®-A7 32-bit cores, each supporting dual precision floating point and NEON SIMD module running up to 1.2 GHz\n• 32 KB instruction and data L1 cache with single bit error detection and correction, ECC protection on both instruction and data caches\n• Up to 512 KB cohere;

恩XP

BGA

恩XP

上传：深圳市亿顺芯科技有限公司

DIP8

UTC(友顺)

上传：深圳广友电子有限公司

SMD

CITIZEN

西铁城电子株式会社

上传：深圳市旺财半导体有限公司