首页>JM38510SLASH32503BSA>规格书详情

JM38510SLASH32503BSA中文资料德州仪器数据手册PDF规格书

JM38510SLASH32503BSA
厂商型号

JM38510SLASH32503BSA

功能描述

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

丝印标识

32503BSA

封装外壳

CFP

文件大小

1.58154 Mbytes

页面数量

32

生产厂商 Texas Instruments
企业简称

TI1德州仪器

中文名称

美国德州仪器公司官网

原厂标识
数据手册

下载地址一下载地址二到原厂下载

更新时间

2025-6-11 17:42:00

人工找货

JM38510SLASH32503BSA价格和库存,欢迎联系客服免费人工找货

JM38510SLASH32503BSA规格书详情

Choice of Eight Latches or Eight D-Type

Flip-Flops in a Single Package

3-State Bus-Driving Outputs

Full Parallel Access for Loading

Buffered Control Inputs

Clock-Enable Input Has Hysteresis to

Improve Noise Rejection (’S373 and ’S374)

P-N-P Inputs Reduce DC Loading on Data

Lines (’S373 and ’S374)

description

These 8-bit registers feature 3-state outputs

designed specifically for driving highly capacitive

or relatively low-impedance loads. The

high-impedance 3-state and increased

high-logic-level drive provide these registers with

the capability of being connected directly to and

driving the bus lines in a bus-organized system

without need for interface or pullup components.

These devices are particularly attractive for

implementing buffer registers, I/O ports,

bidirectional bus drivers, and working registers.

The eight latches of the ’LS373 and ’S373 are

transparent D-type latches, meaning that while

the enable (C or CLK) input is high, the Q outputs

follow the data (D) inputs. When C or CLK is taken

low, the output is latched at the level of the data

that was set up.

The eight flip-flops of the ’LS374 and ’S374 are

edge-triggered D-type flip-flops. On the positive

transition of the clock, the Q outputs are set to the

logic states that were set up at the D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines of the ’S373 and ’S374 devices simplify system design

as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered

output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic

levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines

significantly.

OC does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new

data can be entered, even while the outputs are off.

供应商 型号 品牌 批号 封装 库存 备注 价格
TELEDYNE
CAN8
6500
一级代理 原装正品假一罚十价格优势长期供货
询价
24+
DIP
2700
全新原装自家现货优势!
询价
TI/NSC
24+
CDIP-16
4650
询价
FOXCON
23+
NA
1156
专做原装正品,假一罚百!
询价
VRN INTERNATIONA;
8911
650
公司优势库存 热卖中!
询价
BOURNS/伯恩斯
23+
13000
原厂授权一级代理,专业海外优势订货,价格优势、品种
询价
HI-G
71
全新原装 货期两周
询价
FSC
24+
14
询价
TELEDYNE
专业铁帽
600
原装铁帽专营,代理渠道量大可订货
询价
TI
23+
N/A
8000
只做原装现货
询价