IS61LPS25618A-250B2中文资料北京矽成数据手册PDF规格书

DESCRIPTION

The ISSIIS61(64)LPS12832A, IS61(64)LPS/VPS12836A and IS61(64)LPS/VPS25618A are high-speed, low-power synchronous static RAMs designed to provide burstable, high-performancememory for communication and networking applications. The IS61(64)LPS12832A is organized as 131,072 words by 32 bits. The IS61(64)LPS/VPS12836A is organized as 131,072 words by 36 bits. The IS61(64)LPS/ VPS25618A is organized as 262,144 words by 18 bits. Fabricated with ISSIs advanced CMOS technology, the device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.

FEATURES

• Internal self-timed write cycle

• Individual Byte Write Control and Global Write

• Clock controlled, registered address, data and control

• Burst sequence control using MODE input

• Three chip enable option for simple depth expansion and address pipelining

• Common data inputs and data outputs

• Auto Power-down during deselect

• Single cycle deselect

• Snooze MODE for reduced-power standby

• Power Supply

LPS: VDD 3.3V + 5, VDDQ 3.3V/2.5V + 5

VPS: VDD 2.5V + 5, VDDQ 2.5V + 5

• JEDEC 100-Pin TQFP, 119-ball PBGA, and 165-ball PBGA packages

• Automotive temperature available

• Lead Free available