Low Skew Output Buffer

General Description The ICS9112-17 is a high performance, low skew, low jitter zero delay buffer. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in PC systems operating at speed

文件：151.51 Kbytes 页数：8 Pages

ICST

ICS
TSOP56

ICS

上传：深圳市恒达亿科技有限公司

ICS
SSOP

ICS

上传：深圳市亚泰盈科电子有限公司

ICS
TSSOP

ICS

上传：深圳市得捷芯城科技有限公司

RENESAS
TSSOP-28

RENESAS

瑞萨

上传：深圳市恒科翔业电子有限公司