ICS9112YM-17-T中文资料ICST数据手册PDF规格书

General Description

The ICS9112-17 is a high performance, low skew, low jitter zero delay buffer. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in PC systems operating at speeds from 25 to 133 MHz.

特性 Features

• Zero input - output delay

• Frequency range 25 - 133 MHz (3.3V)

• High loop filter bandwidth ideal for Spread Spectrum applications.

• Less than 200 ps cycle to cycle Jitter

• Skew controlled outputs

• Skew less than 250 ps between outputs

• Available in 16 pin, 150 mil SSOP & SOIC package