SYSTEM PERIPHERAL CLOCK SOURCE

Features • Packaged in 20-pin SSOP (QSOP) • Pb (lead) free package, RoHS compliant • Lower jitter version of ICS650-01 • Operating voltage of 3.3 V or 5 V • Zero ppm synthesis error in all clocks • Inexpensive 25 MHz crystal or clock input • Provides Ethernet and Fast Ethernet clocks • Pro

文件：357.46 Kbytes 页数：9 Pages

RENESAS

瑞萨

System Peripheral Clock Source

Description The ICS650-21 is a low cost, low jitter, high performance clock synthesizer for system peripheral applications. Using analog/digital Phase-Locked Loop (PLL) techniques, the device accepts a parallel resonant 25 MHz crystal input to produce up to eight output clocks. The device provide

文件：63.12 Kbytes 页数：4 Pages

ICST

SYSTEM PERIPHERAL CLOCK SOURCE

文件：202.34 Kbytes 页数：8 Pages

IDT

System Peripheral Clock Source

Renesas

瑞萨