OCTAL BUS TRANCEIVERS (WITH THREE STATE OUTPUTS)

● Quadrupie 2-Input Positive NAND Gates ● Quadruple 2-Input Positive NAND Gates (with Open Collector Output) (Continue....)

文件：63.06 Kbytes 页数：6 Pages

HITACHIHitachi Semiconductor

日立日立公司

Octal Bus Transceivers (with three-state outputs)

This octal bus transceiver is designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements. The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level

文件：88.37 Kbytes 页数：6 Pages

RENESAS

瑞萨

Ouadruple 2-input Positive NAND Gates

文件：6.85482 Mbytes 页数：273 Pages

HITACHIHitachi Semiconductor

日立日立公司

OCTAL BUS TRANCEIVERS (WITH THREE STATE OUTPUTS)

HITACHI

日立

Octal Bus Transceivers (with three-state outputs)

This octal bus transceiver is designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements. The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level

文件：88.37 Kbytes 页数：6 Pages

RENESAS

瑞萨

Octal Bus Transceivers (with three-state outputs)

This octal bus transceiver is designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements. The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level

文件：88.37 Kbytes 页数：6 Pages

RENESAS

瑞萨

Octal Bus Transceivers (with three-state outputs)

This octal bus transceiver is designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements. The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level

文件：88.37 Kbytes 页数：6 Pages

RENESAS

瑞萨

Octal Bus Transceivers (with three-state outputs)

This octal bus transceiver is designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements. The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level a

Renesas

瑞萨

Octal Bus Transceivers (with three-state outputs)

Renesas

瑞萨