Octal Transparent Latches (with 3-state outputs)

Description When the latch enable (LE) input is high, the Q outputs of HD74HC563 will follow the inversion of the D inputs and the Q outputs of HD74HC573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns hig

文件：71.35 Kbytes 页数：12 Pages

HitachiHitachi Semiconductor

日立日立公司

Octal Transparent Latches (with 3-state outputs)

Description When the latch enable (LE) input is high, the Q outputs of HD74HC563 will follow the inversion of the D inputs and the Q outputs of HD74HC573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns hig

文件：138.73 Kbytes 页数：11 Pages

RENESAS

瑞萨

Octal Transparent Latches (with 3-state outputs)

Description\nWhen the latch enable (LE) input is high, the Q outputs of HD74HC563 will follow the inversion of the D inputs and the Q outputs of HD74HC573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high ag •  High Speed Operation: tpd(Data to Q, Q) = 11 ns typ (CL= 50 pF)\n•  High Output Current: Fanout of 15 LSTTL Loads\n•  Wide Operating Voltage: VCC= 2 to 6 V\n•  Low Input Current: 1 µA max\n•  Low Quiescent Supply Current: ICC(static) = 4 µA max (Ta = 25°C);

Renesas

瑞萨

Octal Transparent Latches (with 3-state outputs)

Description When the latch enable (LE) input is high, the Q outputs of HD74HC563 will follow the inversion of the D inputs and the Q outputs of HD74HC573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns hig

文件：138.73 Kbytes 页数：11 Pages

RENESAS

瑞萨

Octal Transparent Latches (with 3-state outputs)

Description When the latch enable (LE) input is high, the Q outputs of HD74HC563 will follow the inversion of the D inputs and the Q outputs of HD74HC573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns hig

文件：138.73 Kbytes 页数：11 Pages

RENESAS

瑞萨

Octal Transparent Latches (with 3-state outputs)

Description When the latch enable (LE) input is high, the Q outputs of HD74HC563 will follow the inversion of the D inputs and the Q outputs of HD74HC573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns hig

文件：138.73 Kbytes 页数：11 Pages

RENESAS

瑞萨

Octal Transparent Latches (with 3-state outputs)

文件：161.18 Kbytes 页数：13 Pages

RENESAS

瑞萨

Octal Transparent Latches (with 3-state outputs)

文件：161.18 Kbytes 页数：13 Pages

RENESAS

瑞萨

Octal Transparent Latches (with 3-state outputs)

文件：161.18 Kbytes 页数：13 Pages

RENESAS

瑞萨

Octal Transparent Latches (with 3-state outputs)

文件：161.18 Kbytes 页数：13 Pages

RENESAS

瑞萨