Quad D-Type Flip-Flop

Description The HD74AC175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the Low-to-High clock transition. Both true and complemented outputs of each flip-flop are

文件：59.03 Kbytes 页数：10 Pages

HITACHIHitachi Semiconductor

日立日立公司

Quad D-Type Flip-Flop

Description The HD74AC175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the Low-to-High clock transition. Both true and complemented outputs of each flip-flop are

文件：211.37 Kbytes 页数：8 Pages

RENESAS

瑞萨

Quad D-Type Flip-Flop

HITACHI

日立

Standard IC>General-Purpose Logics>HD74AC Series

Renesas

瑞萨

Quad D-Type Flip-Flop

Description The HD74AC175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the Low-to-High clock transition. Both true and complemented outputs of each flip-flop are

文件：211.37 Kbytes 页数：8 Pages

RENESAS

瑞萨

Quad D-Type Flip-Flop

Description The HD74AC175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the Low-to-High clock transition. Both true and complemented outputs of each flip-flop are

文件：211.37 Kbytes 页数：8 Pages

RENESAS

瑞萨

Quad D-Type Flip-Flop

Description The HD74AC175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the Low-to-High clock transition. Both true and complemented outputs of each flip-flop are

文件：211.37 Kbytes 页数：8 Pages

RENESAS

瑞萨