High Performance E2CMOS PLD Generic Array Logic?

文件：293.59 Kbytes 页数：8 Pages

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic

Description The GAL16V8, at 3.5 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times ( Features •HIGH PERFORMANCE

文件：316 Kbytes 页数：22 Pages

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic?

文件：395.51 Kbytes 页数：22 Pages

Lattice

莱迪思

High Performance E2CMOS PLD Generic Array Logic?

文件：654.14 Kbytes 页数：24 Pages

Lattice

莱迪思