24-Bit, 250 kSPS, Sigma-Delta ADC with 20 us Settling and True Rail-to-Rail Buffers

GENERAL DESCRIPTION The AD7175-2 is a low noise, fast settling, multiplexed, 2-/4-channel (fully/pseudo differential) Σ-Δ analog-to-digital converter (ADC) for low bandwidth inputs. It has a maximum channel scan rate of 50 kSPS (20 µs) for fully settled data. The output data rates range from 5 SP

文件：1.20509 Mbytes 页数：63 Pages

AD

亚德诺

24-Bit, 250 kSPS, Sigma-Delta ADC Settling and True Rail-to-Rail Buffers

文件：1.11819 Mbytes 页数：63 Pages

AD

亚德诺

包装：盒 类别：开发板，套件，编程器 评估板 - 模数转换器（ADC） 描述：EVAL BOARD AD7175-2 ADC

AD

亚德诺

24-Bit, 250 kSPS, Sigma-Delta ADC Settling and True Rail-to-Rail Buffers

文件：1.11819 Mbytes 页数：63 Pages

AD

亚德诺

24-Bit, 250 kSPS, Sigma-Delta ADC with 20 us Settling and True Rail-to-Rail Buffers

GENERAL DESCRIPTION The AD7175-2 is a low noise, fast settling, multiplexed, 2-/4-channel (fully/pseudo differential) Σ-Δ analog-to-digital converter (ADC) for low bandwidth inputs. It has a maximum channel scan rate of 50 kSPS (20 µs) for fully settled data. The output data rates range from 5 SP

文件：1.20509 Mbytes 页数：63 Pages

AD

亚德诺

Zero Drift, High Voltage, Low Power, Programmable Gain Instrumentation Amplifier

文件：1.05142 Mbytes 页数：59 Pages

AD

亚德诺